Logic Simulation 한양대학교 신현철 교수

Slides:



Advertisements
Similar presentations
Logic Gates.
Advertisements

Basic Logic Gates Discussion D5.1 Section Sections 13-3, 13-4.
Logic Gates.
CT455: Computer Organization Logic gate
Digital Electronics Lecture 2 Logic Gates. Lecture 2 outline Announcement:
ECE 2373 Modern Digital System Design Exam 2. ECE 2372 Exam 2 Thursday March 5 You may use two 8 ½” x 11” pages of information, front and back, write.
Lecture. Outline Bits Gates Combinatorial Logic Spice Hands-On Stuff.
Dominance Fault Collapsing - Alok Doshi ELEC 7250 Spring 2004.
Digital Electronics Dan Simon Cleveland State University ESC 120 Revised December 30, 2010.
Chapter 4 Logic Gates and Boolean Algebra. Introduction Logic gates are the actual physical implementations of the logical operators. These gates form.
Introduction to Digital Design Lab Project
GK-12 Student designed project (AP physics) Digital logic and Boolean algebra exercise. IC logic gates brought from Stevens were used in making simple.
LOGIC GATES Logic generally has only 2 states, ON or OFF, represented by 1 or 0. Logic gates react to inputs in certain ways. Symbol for AND gate INPUT.
Logic gates & Boolean Algebra. Introduction Certain components (called logic elements) of the computer combine electric pulses using a set of rules. Electric.
TODAY YOU ARE LEARNING to explain why data is represented in computer systems in binary form 2. to understand and produce simple logic diagrams.
DeMorgan Theorem, Computer Simulation Exercises
Digital Electronics Lecture 4 Simplification using Boolean Algebra, Combinational Logic Circuit Design.
Digital Circuits Design Chin-Sung Lin Eleanor Roosevelt High School.
Logic Gates. Outline  Logic Gates  The Inverter  The AND Gate  The OR Gate  The NAND Gate  The NOR Gate  The XOR Gate  The XNOR Gate  Drawing.
Logic Gates Shashidhara H S Dept. of ISE MSRIT. Basic Logic Design and Boolean Algebra GATES = basic digital building blocks which correspond to and perform.
Sneha.  Gates Gates  Characteristics of gates Characteristics of gates  Basic Gates Basic Gates  AND Gate AND Gate  OR gate OR gate  NOT gate NOT.
WELCOME. LOGIC GATE WHAT WE ARE GOING TO LEARN? The Logic Gate. Analogue and Digital signal. Bit and Byte. Boolean Theorem. Description and Circuit analyses.
CH51 Chapter 5 Combinational Logic By Taweesak Reungpeerakul.
Logic Gates. The Inverter The inverter (NOT circuit) performs the operation called inversion or complementation. Standard logic symbols: 1 1 input output.
5 - Digital Logic with Boolean Algebra
Logic Gates. AND gate Produces an output only if both inputs are on Input AInput BOutput (Q) Q=
AND Gate Inputs Output Input A (Switch) Input B (Switch) Output Y (Lamp) 0 (Open) 0 (OFF) A B Lamp.
Circuit Design Process © 2014 Project Lead The Way, Inc.Digital Electronics.
Logic Gates and Boolean Algebra Introduction to Logic II.
Basic Gates and ICs 74LS00 Quad 2-Input NAND gate 74LS02 Quad 2-Input NOR gate 74LS04 Quad 2-Input NOT gate 74LS08 Quad 2-Input AND gate 74LS32 Quad 2-Input.
Dr.Ahmed Bayoumi Dr.Shady Elmashad
Eng. Mai Z. Alyazji October, 2016
Logic Gates and Boolean Algebra
Logic Gates and Boolean Algebra
ECE 331 – Digital System Design
Logic Gates.
Logic Gates Benchmark Companies Inc PO Box Aurora CO
Digital Logic & Design Dr. Waseem Ikram Lecture 05
Exclusive OR Gate.
KS4 Electricity – Electronic systems
KS4 Electricity – Electronic systems
Digital Signals Digital Signals have two basic states:
Basic Digital Logic Basic Gates
Principles & Applications
Computer Science 210 Computer Organization
Boolean Algebra & Logic Circuits
Circuits, Truth Tables & Boolean Algebra
Universal gates.
Circuit Design Process
Digital Logic & Design Lecture 05
Waveforms & Timing Diagrams
Logic Gates.
Boolean Algebra.
Logic Gates.
Logic Gates.
KS4 Electricity – Electronic systems
Circuit Design Process
Today You are Learning simple logic diagrams using the operations AND, OR and NOT truth tables combining Boolean operators using AND, OR and NOT.
Logic Gates.
Discussion D5.1 Section Sections 13-3, 13-4
Chapter 2 Gates.
Digital Logic Experiment
Circuits, Truth Tables & Boolean Algebra
Department of Electronics
Digital Logic Design Basics Combinational Circuits Sequential Circuits.
Eng. Ahmed M Bader El-Din October, 2018
Introduction to Logic diagrams and truth tables
Introduction to Logic diagrams and truth tables
Agenda Lecture Content: Combinatorial Circuits Boolean Algebras
Course Title : Digital Electronics -1 Course No.: 6841 Course Teacher:Engr: Suvadra Chowdhury Chief Instructor Chittagong Mohila –Polytechnic Institute.
Presentation transcript:

Logic Simulation 한양대학교 신현철 교수

CAD and Design Project Course for SoC Circuit Simulation (1/2) Real-delay Simulation (Using HSPICE)

CAD and Design Project Course for SoC Circuit Simulation (2/2) Zero-delay Simulation (Using ModelSim)

CAD and Design Project Course for SoC Logic Simulation (1/3) Digital Logic Circuit Diagram Boolean Function  Y = (A&B) | (!(B&C)&D)  Z = (!(B&C)&D) | (!(B&C)&E)

CAD and Design Project Course for SoC Given the boolean function of a net, you can calculate the logic value. If the circuit size is doubled, the cost for logic simulation will be quadrapled.  Recently, the number of CPU gates is over one million. Ex) Pentium 4 chipset, Altera FPGA, … Logic Simulation (2/3)

CAD and Design Project Course for SoC If the boolean function is simplified, logic simulation time becomes shorter.  Simplification of boolean function using BDD  Simplification of boolean function using Espresso tool  Simplification of boolean function using SIS tool But, if the input vector is changed, all logic values of the nets have to be recalculated.  Simulation cost is still high. If only changed values are calculated, simulation time can be shorter. Logic Simulation (3/3)

CAD and Design Project Course for SoC Circuit Data Structure (1/3) Input Pattern (ISCAS’85 C17 benchmark circuit) outputgate typeinput ** Gate type ** Inverter : 2 AND gate : 3 OR gate: 4 NAND gate : 5 NOR gate: 6 XOR gate: 7 XNOR gate : 8 INPUT PIN : 0 OUTPUT PIN : 1

CAD and Design Project Course for SoC Circuit Data Structure (2/3) Build Graph

CAD and Design Project Course for SoC Circuit Data Structure (3/3) Vertex Structure

CAD and Design Project Course for SoC Level Decision Algorithm Pseudo code

CAD and Design Project Course for SoC Level Decision Algorithm Initialize level to 0 and schedule primary inputs

CAD and Design Project Course for SoC Level Decision Algorithm Decide level

CAD and Design Project Course for SoC Logic Calculation Algorithm Pseudo code

CAD and Design Project Course for SoC Logic Calculation Algorithm (1/3) Initialize all logic values

CAD and Design Project Course for SoC Logic Calculation Algorithm (2/3) Calculate logic value

CAD and Design Project Course for SoC 16 Logic Calculation Algorithm (3/3) Calculate switching count Level 0 : 3 Level 1 : 2 Level 2 : 1 Level 3 : 1

CAD and Design Project Course for SoC Result Format