Sequential Circuits. Combinational Circuits + Storage element output depends both on previous state and input Fig. 5-1.

Slides:



Advertisements
Similar presentations
Sequential Circuits Storage elements
Advertisements

Introduction to Sequential Logic Design Latches. 2 Terminology A bistable memory device is the generic term for the elements we are studying. Latches.
Latches CS370 –Spring 2003 Section 4-2 Mano & Kime.
A. Abhari CPS2131 Sequential Circuits Most digital systems like digital watches, digital phones, digital computers, digital traffic light controllers and.
Computer Architecture CS 215
Classification of Digital Circuits  Combinational. Output depends only on current input values.  Sequential. Output depends on current input values and.
Sequential Circuits1 DIGITAL LOGIC DESIGN by Dr. Fenghui Yao Tennessee State University Department of Computer Science Nashville, TN.
Synchronous Sequential Logic
Sequential circuits The digital circuits considered thus far have been combinational, where the outputs are entirely dependent on the current inputs. Although.
SYEN 3330 Digital SystemsJung H. Kim 1 SYEN 3330 Digital Systems Chapter 6 – Part 1.
Module 12.  In Module 9, 10, 11, you have been introduced to examples of combinational logic circuits whereby the outputs are entirely dependent on the.
Nonlinear & Neural Networks LAB. CHAPTER 11 LATCHES AND FLIP-FLOPS 11.1Introduction 11.2Set-Reset Latch 11.3Gated D Latch 11.4Edge-Triggered D Flip-Flop.
Sequential Circuits : Part I Read Sections 5-1, 5-2, 5-3.
Computing Machinery Chapter 5: Sequential Circuits.
Charles Kime & Thomas Kaminski © 2008 Pearson Education, Inc. (Hyperlinks are active in View Show mode) Chapter 5 – Sequential Circuits Part 1 – Storage.
Digital Logic Design Lecture 22. Announcements Homework 7 due today Homework 8 on course webpage, due 11/20. Recitation quiz on Monday on material from.
Sequential Circuit Analysis & Design Dr. Aiman H. El-Maleh Computer Engineering Department King Fahd University of Petroleum & Minerals Dr. Aiman H. El-Maleh.
+ CS 325: CS Hardware and Software Organization and Architecture Sequential Circuits 1.
1. 2 Logic Circuits Sequential Circuits Combinational Circuits Consists of logic gates whose outputs are determined from the current combination of inputs.
1 EE365 Sequential-circuit analysis. 2 Clocked synchronous seq. circuits A.k.a. “state machines” Use edge-triggered flip-flops All flip-flops are triggered.
COMMONWEALTH OF AUSTRALIA Copyright Regulations 1969 WARNING This material has been reproduced and communicated to you by or on behalf of Monash University.
Review and Overview. Review  Combinational logic circuit – Decoder, Encoder, Multiplexer, De-multiplexer, Full Adder, Multiplier  Sequential logic circuit.
Latches Section 4-2 Mano & Kime. Sequential Logic Combinational Logic –Output depends only on current input Sequential Logic –Output depends not only.
A clocked synchronous state-machine changes state only when a triggering edge or “tick” occurs on the clock signal. ReturnNext  “State-machine”: is a.
ECE 301 – Digital Electronics Introduction to Sequential Logic Circuits (aka. Finite State Machines) and FSM Analysis (Lecture #17)
ECE 331 – Digital Systems Design Introduction to Sequential Logic Circuits (aka. Finite State Machines) and FSM Analysis (Lecture #19)
1 Synchronous Sequential Circuit Analysis. 2 Synchronous Sequential Circuit State Memory – A set of n edge-triggered flip-flops that store the current.
Digital Logic Design CHAPTER 5 Sequential Logic. 2 Sequential Circuits Combinational circuits – The outputs are entirely dependent on the current inputs.
ECE/CS 352 Digital System Fundamentals© T. Kaminski & C. Kime 1 ECE/CS 352 Digital Systems Fundamentals Spring 2001 Chapter 4 – Part 3 Tom Kaminski & Charles.
Digital Computer Design Fundamental
COE 202: Digital Logic Design Sequential Circuits Part 1
Circuit, State Diagram, State Table
Chap 4. Sequential Circuits
State Machines.
Synchronous Sequential Logic Chapter 5. Digital Circuits Sequential Circuits Combinational circuits contains no memory elements the outputs depends.
Chap 4. Sequential Circuits
1 KU College of Engineering Elec 204: Digital Systems Design Lecture 11 Binary Adder/Subtractor.
Synchronous Sequential Circuits by Dr. Amin Danial Asham.
Sequential Circuit: Analysis BIL- 223 Logic Circuit Design Ege University Department of Computer Engineering.
Analysis and Synthesis of Synchronous Sequential Circuits A “synchronizing” pulse/edge signal (clock) controls the operation of the memory portion of the.
Registers; State Machines Analysis Section 7-1 Section 5-4.
1 Lecture #11 EGR 277 – Digital Logic Ch. 5 - Synchronous Sequential Logic There are two primary classifications of logic circuits: 1.Combinational logic.
1 State Reduction Goal: reduce the number of states while keeping the external input-output requirements unchanged. State reduction example: a: input 0.
1 Synchronous Sequential Logic Sequential Circuits Every digital system is likely to have combinational circuits, most systems encountered in practice.
Synchronous Sequential Logic A digital system has combinational logic as well as sequential logic. The latter includes storage elements. feedback path.
5 Chapter Synchronous Sequential Circuits 1. Logic Circuits- Review 2 Logic Circuits Sequential Circuits Combinational Circuits Consists of logic gates.
Chapter 6 – Digital Electronics – Part 1 1.D (Data) Flip Flops 2.RS (Set-Reset) Flip Flops 3.T Flip Flops 4.JK Flip Flops 5.JKMS Flip Flops Information.
CO5023 Latches, Flip-Flops and Decoders. Sequential Circuit What does this do? The OUTPUT of a sequential circuit is determined by the current output.
Synchronous Sequential Circuits by Dr. Amin Danial Asham.
Introduction to Sequential Logic Design Finite State-Machine Analysis.
ECEN 248: INTRODUCTION TO DIGITAL SYSTEMS DESIGN Dr. Shi Dept. of Electrical and Computer Engineering.
CS151 Introduction to Digital Design Chapter 5: Sequential Circuits 5-1 : Sequential Circuit Definition 5-2: Latches 1Created by: Ms.Amany AlSaleh.
Synchronous Sequential Circuits by Dr. Amin Danial Asham.
5 - 1 Chapter 6 Analysis of Sequential Systems Chapter 6 Analysis of Sequential Systems 6.0 Introduction  Clocked System Clock A signal that alternates.
Sequential Logic Circuit Design Eng.Maha Alqubali.
TOPIC : Introduction to Sequential Circuits UNIT 1: Modeling and Simulation Module 4 : Modeling Sequential Circuits.
1. 2 Logic Circuits Sequential Circuits Combinational Circuits Consists of logic gates whose outputs are determined from the current combination of inputs.
Fuw-Yi Yang1 數位系統 Digital Systems Department of Computer Science and Information Engineering, Chaoyang University of Technology 朝陽科技大學資工系 Speaker: Fuw-Yi.
Mealy and Moore Machines Lecture 8 Overview Moore Machines Mealy Machines Sequential Circuits.
Digital Design: With an Introduction to the Verilog HDL, 5e M. Morris Mano Michael D. Ciletti Copyright ©2013 by Pearson Education, Inc. All rights reserved.
Introduction to Sequential Logic Design
FIGURE 5.1 Block diagram of sequential circuit
Digital Design Lecture 9
Sequential Circuits Most digital systems like digital watches, digital phones, digital computers, digital traffic light controllers and so on require.
Reference: Chapter 5 Sequential Circuits Moris Mano 4th Ediditon
Synchronous sequential
Synchronous Sequential
SYEN 3330 Digital Systems Chapter 6 – Part 3 SYEN 3330 Digital Systems.
Reference: Moris Mano 4th Edition Chapter 5
Chapter 5 Sequential Circuits.
Presentation transcript:

Sequential Circuits

Combinational Circuits + Storage element output depends both on previous state and input Fig. 5-1

Fig. 5-2 (a): a buffer t G the delay the information enters the buffer at t and output at t+ t G the stored information only retained in buffer by t G longer storage time is necessary in most applications

Fig. 5-3 Use flip-flop

A storage element can maintain a binary state indefinitely, until directed by an input signal to switch states. The most basic storage elements are latches.

Fig. 5-5

Fig. 5-7

Fig. 5-8

 A change in value on the control input allows the state of a latch in a flip-flop to switch.  This change is called a trigger  The trigger enable (trigger) the flip-flops  See Fig. 5-3 for sequential circuits  A present (original) and next (new) state occur in flip-flop before and after the trigger, respectively  The most important element in sequential circuits  Can be derived from latch

Fig. 5-9

Fig Pulse trigger Pulse in the inputs SR will results wrong output Initially unknown Unknown due to R=1 S=1 Pulse input results wrong output

Fig. 5-11

Fig. 5-13

Fig. 5-14

Sequential Circuit Analysis  The output and the next state are a function of the inputs and the present state.  An example Fig input equations output equation

State table

Two-dimensional state table

Mealy model/Moore model  Mealy model circuits  Sequential circuits in which the outputs depend on the input, as well as on the states  The circuits in Fig  Moore model circuits  Sequential circuits in which the outputs depend only on the states  The circuits in Fig. 5-16

A Moore model circuit (Fig. 5-16)

State diagram (a): for Fig (b): for Fig. 5-16

Example 5-1 States reduction  equivalent

Example 5-1 States reduction 

equivalent

Example 5-1 States reduction  Reduce from 4 states, 2 flip-flops to 2 states, 1 flip-flop may or may not result in reduced cost

Sequential Circuit Simulation  A simulator for the input/output of a designed circuit  Functional simulation  Timing simulation