Total Ionizing Dose Effects in Silicon Technologies and Devices

Slides:



Advertisements
Similar presentations
MICROWAVE FET Microwave FET : operates in the microwave frequencies
Advertisements

Savas Kaya and Ahmad Al-Ahmadi School of EE&CS Russ College of Eng & Tech Search for Optimum and Scalable COSMOS.
ECSE-6230 Semiconductor Devices and Models I Lecture 14
Collaborators EXPERIMENT Duc Nguyen, 3rd year student UNM/AFRL RVSE
Study of Behaviour of Silicon Sensor Structures, Before and After Irradiation Y. Unno, S. Mitusi, Y. Ikegami, S. Terada (KEK) O. Jinnouchi, R. Nagai (Tokyo.
Metal Oxide Semiconductor Field Effect Transistors
MURI Device-level Radiation Effects Modeling Hugh Barnaby, Jie Chen, Ivan Sanchez Department of Electrical Engineering Ira A. Fulton School of Engineering.
CHARGE COUPLING TRUE CDS PIXEL PROCESSING True CDS CMOS pixel noise data 2.8 e- CMOS photon transfer.
SOGANG UNIVERSITY SOGANG UNIVERSITY. SEMICONDUCTOR DEVICE LAB. Introduction SD Lab. SOGANG Univ. Gil Yong Song.
8/29/06 and 8/31/06 ELEC / Lecture 3 1 ELEC / (Fall 2006) Low-Power Design of Electronic Circuits (ELEC 5970/6970) Low Voltage.
Department of Physics VERTEX 2002 – Hawaii, 3-7 Nov Outline: Introduction ISE simulation of non-irradiated and irradiated devices Non-homogeneous.
Introduction to VLSI Circuits and Systems, NCUT 2007 Chapter 6 Electrical Characteristic of MOSFETs Introduction to VLSI Circuits and Systems 積體電路概論 賴秉樑.
8/30/05ELEC / Lecture 31 ELEC / (Fall 2005) Special Topics in Electrical Engineering Low-Power Design of Electronic Circuits.
University of Michigan Electrical Engineering and Computer Science University of Michigan Electrical Engineering and Computer Science 1 Self-calibrated.
Outline Introduction – “Is there a limit?”
Leakage Components and Their Measurement
Week 8b OUTLINE Using pn-diodes to isolate transistors in an IC
Introduction to CMOS VLSI Design Nonideal Transistors.
Optional Reading: Pierret 4; Hu 3
Modern VLSI Design 3e: Chapter 2 Copyright  1998, 2002 Prentice Hall PTR Topics n Derivation of transistor characteristics.
Field-Effect Transistor
Advanced Computing and Information Systems laboratory Device Variability Impact on Logic Gate Failure Rates Erin Taylor and José Fortes Department of Electrical.
Items for Discussion Chip reliability & testing Testing: who/where/what ??? GBTx radiation testing GBTx SEU testing Packaging – Low X0 options, lead free.
ECE 342 Electronic Circuits 2. MOS Transistors
MOS Capacitors MOS capacitors are the basic building blocks of CMOS transistors MOS capacitors distill the basic physics of MOS transistors MOS capacitors.
MURI Total Ionizing Dose Effects in Bulk Technologies and Devices Hugh Barnaby, Jie Chen, Ivan Sanchez Department of Electrical Engineering Ira A. Fulton.
MAXIM 2012 August 31 H. J. Barnaby School of Electrical, Computer, and Energy Engineering Ira A. Fulton Schools of Engineering Arizona State University,
Norhayati Soin 06 KEEE 4426 WEEK 7/1 6/02/2006 CHAPTER 2 WEEK 7 CHAPTER 2 MOSFETS I-V CHARACTERISTICS CHAPTER 2.
CMOS technologies in the 100 nm range for rad-hard front-end electronics in future collider experiments V. Re a,c, L. Gaioni b,c, M. Manghisoni a,c, L.
Total Dose Effects on Devices and Circuits - Principles and Limits of Ground Evaluation-
Silicon – On - Insulator (SOI). SOI is a very attractive technology for large volume integrated circuit production and is particularly good for low –
1 Radiation tolerance of commercial 130nm CMOS technologies for High Energy Physics Experiments Federico Faccio for the CERN(PH/MIC)-DACEL * collaboration.
Total Ionizing Dose Effects in 130-nm Commercial CMOS Technologies for HEP experiments L. Gonella, M. Silvestri, S. Gerardin on behalf of the DACEL – CERN.
ECE 875: Electronic Devices Prof. Virginia Ayres Electrical & Computer Engineering Michigan State University
Modern VLSI Design 4e: Chapter 2 Copyright  2009 Prentice Hall PTR Topics n Derivation of transistor characteristics.
Modern VLSI Design 3e: Chapter 2 Copyright  1998, 2002 Prentice Hall PTR Topics n Derivation of transistor characteristics.
Study of Behaviour of n-in-p Silicon Sensor Structures Before and After Irradiation Y. Unno, S. Mitsui, Y. Ikegami, S. Terada, K. Nakamura (KEK), O. Jinnouchi,
Szu-Wei Huang, C-V Lab, GIEE of NTU 1 黃 思 維 F Graduate Institute of Electronics Engineering National Taiwan University Advanced Multi-Gate Technologies.
EXAMPLE 6.1 OBJECTIVE Fp = 0.288 V
Process Monitor/TID Characterization Valencia M. Joyner.
1 Fundamentals of Microelectronics  CH1 Why Microelectronics?  CH2 Basic Physics of Semiconductors  CH3 Diode Circuits  CH4 Physics of Bipolar Transistors.
Numerical Boltzmann/Spherical Harmonic Device CAD Overview and Goals Overview: Further develop and apply the Numerical Boltzmann/Spherical Harmonic method.
On-Chip Reliability Monitor for Measuring Frequency Degradation of Digital Circuits Department of Electrical and Computer Engineering By Han Lin Jiun-Yi.
1 S.K. Dixit 1, 2, X.J. Zhou 3, R.D. Schrimpf 3, D.M. Fleetwood 3,4, S.T. Pantelides 4, G. Bersuker 5, R. Choi 5, and L.C. Feldman 1, 2, 4 1 Interdisciplinary.
Field Effect Transistors
Vanderbilt MURI meeting, June 14 th &15 th 2007 Band-To-Band Tunneling (BBT) Induced Leakage Current Enhancement in Irradiated Fully Depleted SOI Devices.
Lecture 23 OUTLINE The MOSFET (cont’d) Drain-induced effects Source/drain structure CMOS technology Reading: Pierret 19.1,19.2; Hu 6.10, 7.3 Optional Reading:
MURI kick-off: 5/10/05 Total-Dose Response and Negative-Bias Temperature Instability (NBTI) D. M. Fleetwood Professor and Chair, EECS Dept. Vanderbilt.
Update on TCAD Simulation Mathieu Benoit. Introduction The Synopsis Sentaurus Simulation tool – Licenses at CERN – Integration in LXBatch vs Engineering.
HO #3: ELEN Review MOS TransistorsPage 1S. Saha Long Channel MOS Transistors The theory developed for MOS capacitor (HO #2) can be directly extended.
Design and Assessment of a Robust Voltage Amplifier with 2.5 GHz GBW and >100 kGy Total Dose Tolerance Jens Verbeeck TWEPP 2010.
Hydrogen Studying the Effect of Molecular Hydrogen on Silicon Device Radiation Response Using Gated Bipolar Transistors Jie Chen, David Wright, and.
Celso Figueiredo26/10/2015 Characterization and optimization of silicon sensors for intense radiation fields Traineeship project within the PH-DT-DD section.
Use of Data Analysis and TCAD Simulations to Understand the Characteristics and Reliability of High Voltage MOS Transistors Jone F. Chen Department of.
Doping-type Dependence of Damage in Si Diodes Exposed to X-ray, Proton, and He + Irradiation MURI Meeting - June 2007 M. Caussanel 1, A. Canals 2, S. K.
Effects of Device Aging on Microelectronics Radiation Response and Reliability D. M. Fleetwood, M. P. Rodgers, L. Tsetseris, X. J. Zhou, I. Batyrev, S.
June 13, MURI Annual Review X. J. Zhou, et al 1 Effects of Switched-Bias Annealing on Charge Trapping in HfO 2 high-  Gate Dielectrics X. J.
TCAD Simulation – Semiconductor Technology Computer-Aided Design (TCAD) tool ENEXSS 5.5, developed by SELETE in Japan Device simulation part: HyDeLEOS.
Farzana R. ZakiCSE 177/ EEE 1771 Lecture – 19. Farzana R. ZakiCSE 177/ EEE 1772 MOSFET Construction & operation of Depletion type MOSFET Plotting transfer.
June MURI Review1 Total Dose Response of HfO 2 /Dy 2 O 3 on Ge and Hf 0.6 Si 0.2 ON 0.2 on Si MOS Capacitors D. K. Chen, R. D. Schrimpf, D. M.
The MOS capacitor. (a) Physical structure of an n+-Si/SiO2/p-Si MOS capacitor, and (b) cross section (c) The energy band diagram under charge neutrality.
Journée simulations du réseau semiconducteurs TCAD simulations of edgeless pixel sensors aimed at HL-LHC Marco Bomben – LPNHE, Paris.
Trap Engineering for device design and reliability modeling in memory/logic application 1/ 년 02 월 xx 일 School of EE, Seoul National University 대표.
V. Re – 11 th Pisa Meeting on Advanced Detectors, Isola d’Elba, May 24 – 30, Forecasting noise and radiation hardness of CMOS front-end electronics.
Analog Integrated Circuits Lecture 1: Introduction and MOS Physics ELC 601 – Fall 2013 Dr. Ahmed Nader Dr. Mohamed M. Aboudina
VLSI design Short channel Effects in Deep Submicron CMOS
Kai Nia, Enxia Zhanga, Ronald D. Schrimpfa,
TCAD Simulations of Silicon Detectors operating at High Fluences D
Total Dose Response of HfSiON MOS Capacitors
Hangzhou Dianzi University
Presentation transcript:

Total Ionizing Dose Effects in Silicon Technologies and Devices Hugh Barnaby, Philippe Adell*, Jie Chen, Michael Mclain, Ivan Sanchez, Harshit Shah Arizona State University *Jet Propulsion Laboratory

Topics Modeling total ionizing dose effects in deep submicron bulk CMOS technologies - Hugh Barnaby, ASU Band-to-band tunneling (BBT) induced leakage current enhancement in irradiated fully depleted SOI devices - Philippe Adell, JPL Mechanisms of enhanced radiation-induced degradation due to excess molecular hydrogen in bipolar oxides - Jie Chen, ASU

Modeling Total Ionizing Dose Effects in Deep Submicron Bulk CMOS technologies Hugh Barnaby, Michael Mclain, Ivan Sanchez, Harshit Shah Department of Electrical Engineering Ira A. Fulton School of Engineering Arizona State University

ASU task Characterize and model TID effects in bulk deep submicron CMOS devices Design and build radiation-enabled compact models Technologies: deep sub-micron bulk CMOS, silicon on insulator, device isolation structures (STI, BOX)

Hot Carrier Limit Region Reliability threats Hot Carrier Limit Region ITRS Roadmap 250nm 180nm 130nm NBTI Limit Region 2 3 4 5 Oxide Thickness (nm) 1 Supply Voltage (V) Traditional: Hot-Carrier-Injection (HCI) Nanoscale roadblock: Negative-bias-temperature-instability (NBTI) Other issues: TDDB, etc. after N. Kimizuka et al., VLSI Tech. 1999

Radiation threats in bulk CMOS Radiation damage in shallow trench oxides increases leakage Intra-device leakage Inter-device leakage

TID Defects Not, Nit a tox Defects Not - oxide trapped charge (E’ ) Nit – interface traps (Pb) Both Nit and Not are related to holes generated and/or hydrogen present in oxide first order assumption Not, Nit a tox

Research Goal To develop a compact modeling approach that can simulate and predict the effects of stress and radiation damage of semiconductor devices and circuits?

Research Goal To develop a compact modeling approach that can simulate and predict the effects of stress and radiation damage of semiconductor devices and circuits? This capability, known as Predictive Technology Modeling (PTM), has been demonstrated for modeling negative bias temperature instability.

Predictive technology modeling (PTM) The goal of PTM is to develop compact modeling approaches that are: Scalable with technology and design parameters Capable of both short-term and long-term predictions Compatible with standard circuit simulator Extendable to emerging reliability and radiation effects concerns

PTM Approach (for NBTI) Model validation path Circuit simulation with ageing effects Modeling inputs

Model validation Model verified with published silicon data 180nm, VLSI, 1999 Tox=2.6nm, T=125oC Vgs=2.9V, T=100oC 130nm, IRPS, 2003 n=0.25 Excellent scalability over process and design conditions After Vattikonda et al. DAC 2006.

Research Goal To develop a compact modeling approach that can simulate and predict the effects of stress and radiation damage of semiconductor devices and circuits? This capability, known as Predictive Technology Modeling (PTM) has already been demonstrated for modeling negative bias temperature instability at ASU. Our goal is to extend PTM for reliability to capture radiation effects

PTM Approach (for TID) Radiation-enabled circuit simulation Modeling inputs

Radiation-enabled PTM (Physical Module) Inputs Physical Module Output (defects) Model validation

Closed form model for TID Oxide trapped charge dependence on dose, oxide field and thickness. Interface trap dependence on dose, oxide field and thickness. Model Parameters Models based on assumptions of steady state, uni- directional flux, and no saturation or annealing D - total dose [rad] kg - 8.1 x 1012 [ehp/radcm3] fy - field dependent hole yield [hole/ehp] fot - trapping efficiency [trapped hole/hole] fDH - hole, D’H reaction efficiency [H+/hole] fit - H+, SiH de-passivation efficiency [interface trap/H+] tox - oxide thickness [cm] Technology Computer Aided Design (TCAD) tools provide simulation capability at the process, device, and circuit level. This slide illustrates the relationship between the different levels of simulation in standard TCAD tools (without including radiation effects). Process simulations begin with inputs including times, temperatures, and ambient environments and yield structural information including doping profiles and layer thicknesses. The device simulator takes this information, along with bias conditions, to provide externally-measurable properties like current-voltage characteristics and internal quantities like potential and electric field. The circuit simulator calculates the behavior of a collection of interconnected devices using compact models of the device current-voltage and transient characteristics. See Barnaby, MURI presentation 2006

Simple Model – Not(x) + + The simple model requires: STI Vg The simple model requires: Doping distribution along sidewall to generate NA(i) and fMS(i) arrays Field line estimates to generate tox(i) and eox(i) arrays Vgb bias condition tox(i) eox(i) x(i) + NA(i) + x(i+1) STI … to compute the e-field. x Vb E-field a function of Not (iterative) Surface potential Technology Computer Aided Design (TCAD) tools provide simulation capability at the process, device, and circuit level. This slide illustrates the relationship between the different levels of simulation in standard TCAD tools (without including radiation effects). Process simulations begin with inputs including times, temperatures, and ambient environments and yield structural information including doping profiles and layer thicknesses. The device simulator takes this information, along with bias conditions, to provide externally-measurable properties like current-voltage characteristics and internal quantities like potential and electric field. The circuit simulator calculates the behavior of a collection of interconnected devices using compact models of the device current-voltage and transient characteristics.

Non-uniform doping In deep submicron CMOS, Sidewall doping In deep submicron CMOS, the doping along the sidewall is highly non-uniform Technology Computer Aided Design (TCAD) tools provide simulation capability at the process, device, and circuit level. This slide illustrates the relationship between the different levels of simulation in standard TCAD tools (without including radiation effects). Process simulations begin with inputs including times, temperatures, and ambient environments and yield structural information including doping profiles and layer thicknesses. The device simulator takes this information, along with bias conditions, to provide externally-measurable properties like current-voltage characteristics and internal quantities like potential and electric field. The circuit simulator calculates the behavior of a collection of interconnected devices using compact models of the device current-voltage and transient characteristics.

TCAD Modeling 1 krad 10 krad 100 krad TCAD modeling with the Silvaco REM simulator can generate volumetric distributions of trapped charge in the STI (for model validation). 1 krad 10 krad 100 krad

Not estimates Vgb = 1V 100 krad 10 krad Vgb = 0V 10krad dose 1 krad Vgb = 0V Simulator predicts dose and bias dependence (as well as temperature, dose rate, etc.).

Radiation-enabled PTM (Compact modeling)

Compact Modeling for TID (surface potential) Nit, Not from phys. mod. ys(x,y) Surface potential information is used in the PSP compact model being developed and refined at ASU.

Compact Modeling for TID (drain-source leakage) MR2 MR1 Effect of charge buildup along STI sidewall degrades can be modeled as two parasitic nMOSFETs (MR1 and MR2) operating in parallel with as drawn device, MA.D.

D-S leakage model using BSIM4 compact model MR1 Parameters in modified BSIM4 model enables parasitic devices to be modeled MR2 model nfetMR1_10MRAD bsim4 type=n (W=50.1nm L=120nm) + tnom = 27 toxe = 12.46e-009 toxp = 1.1e-9 + rnoia = 0.577 rnoib = 0.37 vth0 = 0.20439 + cdsc = 0 cdscb = 0 cdscd = 0 cit = -0.00161 + + u0 = 0.026 ua = 1e-10 ub = 4e-16 + …… MA.D.

Modeling bias dependence with BSIM4

Circuit Level Modeling (A/D Converter) Flash-type ADC Compact (C-) models, degraded as function of dose and radiation bias, are used by EDA tools to model circuit degradation over time. C-models can be inserted at the circuit-level (SPICE/SPECTRE) or in higher level behavioral models for increased efficiency.

Circuit Level Modeling (results) Modeled application response to intra-device leakage under static radiation bias conditions Radiation dose Input voltage Output after Mikkola et al. RADECS 2006