An Introduction to VHDL Using Altera’s Quartus II IDE Dr. William M. Jones Coastal Carolina University Numbers and Bytes Meeting 20 OCT 2008.

Slides:

Advertisements

Similar presentations

Digital System Design Subject Name : Digital System Design Course Code : IT-314.

Advertisements

VHDL Lecture 1 Megan Peck EECS 443 Spring 08.

CMSC 611: Advanced Computer Architecture

OBJECTIVES Learn the history of HDL Development. Learn how the HDL module is structured. Learn the use of operators in HDL module. Learn the different.

Introduction To VHDL for Combinational Logic

© 1998, Peter J. AshendenVHDL Quick Start1 Basic VHDL Concepts Interfaces Behavior Structure Test Benches Analysis, elaboration, simulation Synthesis.

CSE 201 Computer Logic Design * * * * * * * Verilog Modeling

Digital Design with VHDL Presented by: Amir Masoud Gharehbaghi

VHDL Structural Architecture ENG241 Week #5 1. Fall 2012ENG241/Digital Design2 VHDL Design Styles Components and interconnects structural VHDL Design.

1 Lecture 13 VHDL 3/16/09. 2 VHDL VHDL is a hardware description language. The behavior of a digital system can be described (specified) by writing a.

Introduction to VHDL Dr. Adnan Shaout The University of Michigan-Dearborn.

Introduction to VHDL VHDL Tutorial R. E. Haskell and D. M. Hanna T1: Combinational Logic Circuits.

02/02/20091 Logic devices can be classified into two broad categories Fixed Programmable Programmable Logic Device Introduction Lecture Notes – Lab 2.

1 Hardware description languages: introduction intellectual property (IP) introduction to VHDL and Verilog entities and architectural bodies behavioral,

FPGAs and VHDL Lecture L12.1. FPGAs and VHDL Field Programmable Gate Arrays (FPGAs) VHDL –2 x 1 MUX –4 x 1 MUX –An Adder –Binary-to-BCD Converter –A Register.

Introduction to VHDL Multiplexers. Introduction to VHDL VHDL is an acronym for VHSIC (Very High Speed Integrated Circuit) Hardware Description Language.

Introduction to VHDL CSCE 496/896: Embedded Systems Witawas Srisa-an.

VHDL Intro What does VHDL stand for? VHSIC Hardware Description Language VHSIC = Very High Speed Integrated Circuit Developed in 1982 by Govt. to standardize.

1/31/20081 Logic devices can be classified into two broad categories Fixed Programmable Programmable Logic Device Introduction Lecture Notes – Lab 2.

HDL-Based Digital Design Part I: Introduction to VHDL (I) Dr. Yingtao Jiang Department Electrical and Computer Engineering University of Nevada Las Vegas.

ECE 331 – Digital System Design Course Introduction and VHDL Fundamentals (Lecture #1)

Simple Testbenches Behavioral Modeling of Combinational Logic

VLSI Design Lab Introduction

Advanced FPGA Based System Design Lecture-5-6 Introduction to VHDL By: Dr Imtiaz Hussain 1.

Fall 08, Oct 29ELEC Lecture 7 (updated) 1 Lecture 7: VHDL - Introduction ELEC 2200: Digital Logic Circuits Nitin Yogi

Introduction to VHDL By Mr. Fazrul Faiz Zakaria School of Computer and Communication Engineering UniMAP.

Introduction to FPGA AVI SINGH. Prerequisites Digital Circuit Design - Logic Gates, FlipFlops, Counters, Mux-Demux Familiarity with a procedural programming.

1 Part I: VHDL CODING. 2 Design StructureData TypesOperators and AttributesConcurrent DesignSequential DesignSignals and VariablesState Machines A VHDL.

1 Digital System Design Subject Name : Digital System Design Course Code : IT- 308 Instructor : Amit Prakash Singh Home page :

Synthesis Presented by: Ms. Sangeeta L. Mahaddalkar ME(Microelectronics) Sem II Subject: Subject:ASIC Design and FPGA.

VHDL TUTORIAL Preetha Thulasiraman ECE 223 Winter 2007.

VHDL Introduction. V- VHSIC Very High Speed Integrated Circuit H- Hardware D- Description L- Language.

VHDL IE- CSE. What do you understand by VHDL??  VHDL stands for VHSIC (Very High Speed Integrated Circuits) Hardware Description Language.

Copyright © 1997 Altera Corporation & 提供 What is VHDL Very high speed integrated Hardware Description Language (VHDL) –is.

Introduction to VHDL Spring EENG 2920 Digital Systems Design Introduction VHDL – VHSIC (Very high speed integrated circuit) Hardware Description.

Copyright © 1997 Altera Corporation 11/20/2015 P.1 Beginner VHDL Training Class Danny Mok Altera HK FAE

Fall 08, Oct 29ELEC Lecture 7 (updated) 1 Lecture 7: VHDL - Introduction ELEC 2200: Digital Logic Circuits Nitin Yogi

Electrical and Computer Engineering University of Cyprus LAB 1: VHDL.

Introduction to VLSI Design – Lec01. Chapter 1 Introduction to VLSI Design Lecture # 11 High Desecration Language- Based Design.

HARDWARE DESCRIPTION LANGUAGE (HDL). What is HDL? A type of programming language for sampling and modeling of electronic & logic circuit designs It can.

(1) Basic Language Concepts © Sudhakar Yalamanchili, Georgia Institute of Technology, 2006.

Introduction to VHDL Simulation … Synthesis …. The digital design process… Initial specification Block diagram Final product Circuit equations Logic design.

Hardware languages "Programming"-language for modelling of (digital) hardware 1 Two main languages: VHDL (Very High Speed Integrated Circuit Hardware Description.

Chapter 5 Introduction to VHDL. 2 Hardware Description Language A computer language used to design circuits with text-based descriptions of the circuits.

1 Introduction to VHDL Part 2 Fall We will use Std_logic And, Or have same precedence See slide 8 of part 1.

ELEE 4303 Digital II Introduction to Verilog. ELEE 4303 Digital II Learning Objectives Get familiar with background of HDLs Basic concepts of Verilog.

9/9/2006DSD,USIT,GGSIPU1 Concurrent vs Sequential Combinational vs Sequential logic –Combinational logic is that in which the output of the circuit depends.

04/26/20031 ECE 551: Digital System Design & Synthesis Lecture Set : Introduction to VHDL 12.2: VHDL versus Verilog (Separate File)

5-1 Logic System Design I VHDL Design Principles ECGR2181 Reading: Chapter 5.0, 5.1, 5.3 port ( I: in STD_LOGIC_VECTOR (1 to 9); EVEN, ODD: out STD_LOGIC.

Apr. 3, 2000Systems Architecture I1 Introduction to VHDL (CS 570) Jeremy R. Johnson Wed. Nov. 8, 2000.

VHDL ELEC 311 Digital Logic and Circuits Dr. Ron Hayne Images Courtesy of Cengage Learning.

May 9, 2001Systems Architecture I1 Systems Architecture I (CS ) Lab 5: Introduction to VHDL Jeremy R. Johnson May 9, 2001.

Slide 1 3.VHDL/Verilog Description Elements. Slide 2 To create a digital component, we start with…? The component’s interface signals Defined in MODULE.

George Mason University Behavioral Modeling of Sequential-Circuit Building Blocks ECE 545 Lecture 8.

VHDL From Ch. 5 Hardware Description Languages. History 1980’s Schematics 1990’s Hardware Description Languages –Increased due to the use of Programming.

1 Introduction to Engineering Spring 2007 Lecture 18: Digital Tools 2.

SUBJECT : DIGITAL ELECTRONICS CLASS : SEM 3(B) TOPIC : INTRODUCTION OF VHDL.

An Introduction to V.H.D.L.. Need of a Compiler… main( ) { int x=10,y=20,z; z = x + y ; printf ( “ %d “, z ); getch( ) ; } What’s That ? Give me only.

Combinational logic circuit

Basic Language Concepts

Systems Architecture Lab: Introduction to VHDL

Subject Name: FUNDAMENTALS OF HDL Subject Code: 10EC45

Describing Combinational Logic Using Processes

Design Entry: Schematic Capture and VHDL

Introduction to Programmable Logic

VHDL VHSIC Hardware Description Language VHSIC

VHDL Structural Architecture

VHDL Introduction.

Digital Designs – What does it take

Sequntial-Circuit Building Blocks

Presentation transcript:

An Introduction to VHDL Using Altera’s Quartus II IDE Dr. William M. Jones Coastal Carolina University Numbers and Bytes Meeting 20 OCT 2008

© 2007, William M. Jones, et. al.VHDL Quick Start2 Pre-Intro VHDL –Very Hard Difficult Language –Jk –VHSIC Hardware Description Language VHSIC –Very High Speed Integrated Circuits Intended uses –Circuit simulation –Circuit synthesis (realization) FPGA’s, (C)PLDs, ASICs

© 2007, William M. Jones, et. al.VHDL Quick Start3 Some Background VHDL vice Verilog Altera and Xilinx VHDL is a language –But, is very different from traditional languages –In general, all statements are CONCURRENT (parallel) –Traditional is SEQUENTIAL –Typically referred to as code as opposed to a program –VHDL is not case sensitive PROCESS, FUNCTION, PROCEDURE –Only places were sequential behavior is seen

© 2007, William M. Jones, et. al.VHDL Quick Start4 Basic VHDL Code Parts LIBRARY –Like #include in C or import in JAVA –Commonly used pieces of code –2 are generally included by default ENTITY –List of specifications for input and output PORTS –Kinda like function prototypes in C (provides interface) ARCHITECTURE –Provides a description of how the circuit should behave

© 2007, William M. Jones, et. al.VHDL Quick Start5 LIBRARY LIBRARY library_name; USE library_name.package_name.package_parts; LIBRARY ieee; USE ieee.std_logic_1164.all; LIBRARY std; -- included by default USE std.standard.all; LIBRARY work; -- included by default USE work.all;

© 2007, William M. Jones, et. al.VHDL Quick Start6 ENTITY (Modeling Interfaces) (VHDL-93) Entity declaration –describes the input/output ports of a module entity reg4 is port ( d0, d1, d2, d3, en, clk : in bit; q0, q1, q2, q3 : out bit ); end entity reg4; entity nameport namesport mode (direction) port typereserved words punctuation

© 2007, William M. Jones, et. al.VHDL Quick Start7 PORTS – Signal Modes IN –Unidirectional OUT –Unidirectional INOUT –Bidirectional BUFFER –Used when output signal needs to be used internally

© 2007, William M. Jones, et. al.VHDL Quick Start8 Putting Them Together

© 2007, William M. Jones, et. al.VHDL Quick Start9 A Simple Multiplexer

© 2007, William M. Jones, et. al.VHDL Quick Start10 MUX Implementation with Pure Logic

© 2007, William M. Jones, et. al.VHDL Quick Start11 Synthesized Hardware (Pure Logic) But what do you do now?

© 2007, William M. Jones, et. al.VHDL Quick Start12 Altera DE 2 Board

© 2007, William M. Jones, et. al.VHDL Quick Start13

© 2007, William M. Jones, et. al.VHDL Quick Start14

© 2007, William M. Jones, et. al.VHDL Quick Start15

© 2007, William M. Jones, et. al.VHDL Quick Start16

© 2007, William M. Jones, et. al.VHDL Quick Start17

© 2007, William M. Jones, et. al.VHDL Quick Start18

© 2007, William M. Jones, et. al.VHDL Quick Start19 MUX Implementation with WHEN/ELSE

© 2007, William M. Jones, et. al.VHDL Quick Start20 Synthesized Hardware (WHEN/ELSE)

© 2007, William M. Jones, et. al.VHDL Quick Start21 A Simple ALU

© 2007, William M. Jones, et. al.VHDL Quick Start22 ALU Specifications

© 2007, William M. Jones, et. al.VHDL Quick Start23 ALU Part 1

© 2007, William M. Jones, et. al.VHDL Quick Start24 ALU Part 2

© 2007, William M. Jones, et. al.VHDL Quick Start25 ALU Part 3

© 2007, William M. Jones, et. al.VHDL Quick Start26

© 2007, William M. Jones, et. al.VHDL Quick Start27

© 2007, William M. Jones, et. al.VHDL Quick Start28

© 2007, William M. Jones, et. al.VHDL Quick Start29 Kickin’ It Up A Notch Combinational v. Sequential LOGIC

© 2007, William M. Jones, et. al.VHDL Quick Start30 Concurrent v. Sequential Code Code placed inside a PROCESS, FUNCTION, or PROCEDURE is executed sequentially Otherwise the does is executed concurrently –In parallel –Order of statements would not matter –Often called ‘dataflow’ code With only a few exceptions purely concurrent code will only produce ‘combinational’ circuits Sequential code must be employed to produce sequential logic circuits (this code can produce both in fact)

© 2007, William M. Jones, et. al.VHDL Quick Start31 A Simple Counter (Sequential Code Intro)

© 2007, William M. Jones, et. al.VHDL Quick Start32 Simple Counter Code

© 2007, William M. Jones, et. al.VHDL Quick Start33 Synthesized Hardware (Counter)

© 2007, William M. Jones, et. al.VHDL Quick Start34 Counter (Zoom 1)

© 2007, William M. Jones, et. al.VHDL Quick Start35 Counter (Zoom 2)

© 2007, William M. Jones, et. al.VHDL Quick Start36 A Counter With A Display

© 2007, William M. Jones, et. al.VHDL Quick Start37 Counter With Display VHDL (Part 1)

© 2007, William M. Jones, et. al.VHDL Quick Start38 Counter With Display (Part 2)

© 2007, William M. Jones, et. al.VHDL Quick Start39 Counter With Display (Part 3)

© 2007, William M. Jones, et. al.VHDL Quick Start40 Counter With Display (Part 4)

© 2007, William M. Jones, et. al.VHDL Quick Start41 Synthesized HW (Partial)

© 2007, William M. Jones, et. al.VHDL Quick Start42 Creating A Symbol File (Schematic)

© 2007, William M. Jones, et. al.VHDL Quick Start43

End of N&B Presentation Have a nice day!