Islamic Azad University - Qazvin Branch1 HSPICE ® Introduction Autumn 2006.

Slides:



Advertisements
Similar presentations
ECE 3130 – Digital Electronics and Design
Advertisements

EE 積體電路設計導論 Introduction to HSPICE
EEL102 Introduction to SPICE. Spice – Introduction Spice is a short form of : Simulated Program with Integrated Circuit Emphasis Used for circuit analysis.
S. Reda EN160 SP’08 Design and Implementation of VLSI Systems (EN1600) lecture10 Prof. Sherief Reda Division of Engineering, Brown University Spring 2008.
PSpice Tutorial October 13, 2004 Franklin Chiang.
PSPICE Tutorial. Introduction SPICE (Simulation Program for Integrated Circuits Emphasis) is a general purpose analog circuit simulator that is used to.
Introduction to SPICE. History  SPICE stands for Simulation Program with Integrated Circuit Emphasis  In 1960 ECAP was developed by a team of IBM programmers.
INTRODUCTION Spice Excel. SPICE Simulation Program with Integrated Circuit Emphasis.
EMT 251 SPICE NETLIST. Introduction SPICE (Simulation with Integrated Circuits Emphasis) SPICE (Simulation with Integrated Circuits Emphasis) General.
SP2006 CSE598A/EE597G CAD Tool Tutorial Spring 2006 CSE598A / EE597G Analog-Digital Mixed-Signal CMOS Chip Design.
Using Spice in Lab Practicing for Analog ASIC Design Goran Jovanović, Faculty of Electronic Engineering University of Niš Serbia and Montenegro.
Black Box Electronics An Introduction to Applied Electronics for Physicists 5. Pushing the Limits With Spice University of Toronto Quantum Optics Group.
What is Spice? Spice is the short form of: Simulated Program with Integrated Circuit Emphasis.
The George Washington University School of Engineering and Applied Science Department of Electrical and Computer Engineering ECE122 Lab 4: VTC & Power.
ECE 3130 – Digital Electronics and Design Lab 4 VTC and Power Consumption Fall 2012 Allan Guan.
Introduction  SPICE is a general-purpose circuit simulation program for nonlinear DC, nonlinear transient, and linear AC analyses.  Circuits may contain.
IEEE Spice Seminar Simulation Program with Integrated Circuit Emphasis.
Circuit Simulation and Analysis with HSPICE
CIRCUIT ANALYSIS USING PSPICE Writing Netlist
VLSI Design EE213 VLSI DesignStephen Daniels 2003 R Vss R Vo Inverter : basic requirement for producing a complete range of Logic circuits.
S. Reda EN160 SP’07 Design and Implementation of VLSI Systems (EN0160) Prof. Sherief Reda Division of Engineering, Brown University Spring 2007 [sources:
S. Reda EN160 SP’07 Design and Implementation of VLSI Systems (EN0160) Lecture10: Delay Estimation Prof. Sherief Reda Division of Engineering, Brown University.
EE141 Spring 2003 Discussion 1 Tips for Using SPICE.
Digital Integrated Circuits© Prentice Hall 1995 Inverter THE INVERTERS.
SIMULATION OF AMPLIFIERS USING NGSPICE VISHNU V 2 nd Year M.Tech VLSI and Embedded Systems Govt. Model Engineering College, Thrikkakara TECHNICAL WORKSHOP.
A Differentiator Circuit.  All of the diagrams use a uA741 op amp. ◦ You are to construct your circuits using an LM 356 op amp.  There is a statement.
Experiment 17 A Differentiator Circuit
The George Washington University School of Engineering and Applied Science Department of Electrical and Computer Engineering Circuit Design Verification.
1 The Physical Structure (NMOS) Field Oxide SiO2 Gate oxide Field Oxide n+ Al SiO2 Polysilicon Gate channel L P Substrate D S L W (D) (S) Metal n+ (G)
Electronic Circuits Laboratory EE462G Lab #7 NMOS and CMOS Logic Circuits.
1 Circuit Simulation using PSPICE PSPICE Seminar.
 Lab assistants are: Dilara YALÇIN–Kami ÇEVİK  Labs are divided into two sections (same as course sections). Verify your section as soon as possible.
1. Department of Electronics Engineering Sahand University of Technology NMOS inverter with an n-channel enhancement-mode mosfet with the gate connected.
THE INVERTERS. DIGITAL GATES Fundamental Parameters l Functionality l Reliability, Robustness l Area l Performance »Speed (delay) »Power Consumption »Energy.
The George Washington University School of Engineering and Applied Science Department of Electrical and Computer Engineering ECE122 Lab 4: VTC & Power.
ECE122 – Digital Electronics & Design
EENG 2920: Circuit Design and Analysis Using PSpice Class 3: DC and Transient Analysis Oluwayomi Adamo Department of Electrical Engineering College of.
Lecture on PSpice. Introduction to SPICE  SPICE was originally developed at the University of California, Berkeley (1975).  Simulation Program for Integrated.
Optimization With HSpice. Before you start optimizing What are you optimizing for? –Linearity (as in an amplifier) –Gain –Frequency response –Drive ability.
Electronic Circuits Laboratory EE462G Lab #5 Biasing MOSFET devices.
1 The Physical Structure (NMOS) Field Oxide SiO2 Gate oxide Field Oxide n+ Al SiO2 Polysilicon Gate channel L P Substrate D S L W (D) (S) Metal n+ (G)
Introduction to HSPICE Speaker : Shang-Jyh Shieh TEL: Lab 7354.
Objectives Understand the design environment and flow
Digital Integrated Circuits A Design Perspective
Introduction to PSpice
SJTU 2006 SPADE Manual Ma Diming
Electronic Circuits Laboratory EE462G Lab #7 NMOS and CMOS Logic Circuits.
1. Digital cmos.2 10/15 Figure 10.1 Digital IC technologies and logic-circuit families. Digital IC Technologies CMOS & Pass Transistor Logic dominate.
Validation of EIAJ IMIC Models Raj Raghuram Applied Simulation Technology IBIS Summit Dec. 7, 1998.
Introduction to IC Design
L 05 29Jan021 EE Semiconductor Electronics Design Project Spring Lecture 05 Professor Ronald L. Carter
ECE122 – Digital Electronics & Design Tanner Tools Tutorial Ritu Bajpai September 4, 2008.
CMOS 2-Stage OP AMP 설계 DARK HORSE 이 용 원 홍 길 선
Nov.6 th 1 Multimedia Lab..  Schematic Editor For MyAnalog 실행 ◦ MyCAD Pro 2007 > Schematic Editor For MyAnalog 2 Multimedia Lab.
Lab 1 LTspice Intro EC538 Selected Topics in Electronics 1 Eng. Nihal Tawfik.
 The differentiator or differentiating amplifier is as shown in figure.  This circuit will perform the mathematical operation of differentiation.
PRESENTATION ON TANNER TOOL CHAPTER - 6 DEVICE STATEMENT FOR T-SPICE CIRCUIT LANGUAGE.
EMT 251 SPICE NETLIST.
EMC of ICs Practical Trainings
ENEE 303 2nd Discussion.
INTRODUCTION Spice Excel.
Optimization With HSpice
Introduction to PSpice
Spice Seminar Simulation Program with Integrated Circuit Emphasis.
INTRODUCTION Spice.
Introduction to HSPICE
Lecture 8: SPICE Simulation
Lecture 8: SPICE Simulation
Spice Seminar Simulation Program with Integrated Circuit Emphasis.
Presentation transcript:

Islamic Azad University - Qazvin Branch1 HSPICE ® Introduction Autumn 2006

Islamic Azad University - Qazvin Branch 2 SPICE History SPICE  Simulation Program Integrated Circuit Emphasis Prof. Ronald A. Rohrer (SPICE’s father) 1971 : CANCER 1972 – SPICE – HSPICE ® 1983 – SPICE2G6... Present : Star-HSPICE ® Prof. Larry Nagel

Islamic Azad University - Qazvin Branch 3 Star-HSPICE Characteristics Simulation in Stable, Transient, Frequency Domain Modes Simulation from DC to Microwave frequencies Greater than 100GHz Number of Elements Only Limited by Computer Memory Using from AvanWaves to Waveforms Display and Analysis Circuits and Models Optimization

Islamic Azad University - Qazvin Branch 4 Simulation Process Using from a Text Editor Program to Generating an Input File. This File consist Information about Circuit and Called NETLIST. This File Type is “.SP” HSPICE.EXE Running to Circuit Simulation and Output Data Generating AvanWaves Running to Output Graphs Display

Islamic Azad University - Qazvin Branch 5 Creating A “.SP” File

Islamic Azad University - Qazvin Branch 6 HSPICE Program Running

Islamic Azad University - Qazvin Branch 7 HSPICE Menus Open.SP Files Simulatio n Display Graphs Edit NETLIS T Quit from Progra m Edit.LIS File.SP File Path 1 st Line of NETLIST.LIS File Path

Islamic Azad University - Qazvin Branch 8 Example 1 – An RC Network AC Analysis Always “0” is GND NETLIST A Simple AC Run * Elements Statements V AC 1 R K R K C u * Control Statements.OP.AC DEC 10 1K 1MEG.PRINT AC V(1) V(2) I(R2) I(C1).END

Islamic Azad University - Qazvin Branch 9 Circuit Simulation

Islamic Azad University - Qazvin Branch 10 AvanWaves Running

Islamic Azad University - Qazvin Branch 11 Graphs Displaying Mouse Right Click

Islamic Azad University - Qazvin Branch 12 Example 2 – An RC Network Transient Analysis Always “0” is GND NETLIST A Simple Transient Run * Elements Statements V AC 1 PULSE N 20N 20N 500N 2U R K R K C U * Control Statements.OP.TRAN 10N 2U.PRINT TRAN V(1) V(2) I(R2) I(C1).END

Islamic Azad University - Qazvin Branch 13 Graphs Displaying

Islamic Azad University - Qazvin Branch 14 Example 3 – Id-Vds characteristics in NMOS Always “0” is GND NETLIST (Vds,Id) for n-Channel.op Vdd 1 0 dc 2 Vgg 2 0 dc 1.15 M MNMOS L=1u W=30u.MODEL MNMOS NMOS VTO=0.7 KP=110U +LAMBDA=0.04 GAMMA=0.4 PHI=0.7.dc Vdd (Vgg ).print dc Id=par("-I(Vdd)").end Vdd Vgg

Islamic Azad University - Qazvin Branch 15 Graphs Displaying

Islamic Azad University - Qazvin Branch 16 Example 4 – Temperature effect in NMOS Id-Vgs characteristics Always “0” is GND NETLIST (Vgg,Id) for n-Channel (temp. effect).op Vdd 1 0 dc 2 Vgg 2 0 dc 1.15 M MNMOS L=1u W=30u.MODEL MNMOS NMOS VTO=0.7 KP=110U +LAMBDA=0.04 GAMMA=0.4 PHI=0.7.temp dc Vgg probe dc Id=par("-I(Vdd)").end Vdd Vgg M1M1

Islamic Azad University - Qazvin Branch 17 Graphs Displaying

Islamic Azad University - Qazvin Branch 18 Example 5 – CMOS Inverter 0 NETLIST CMOS Inverter Circuit M1 OUT IN VDD VDD MPMOS L=1U W=20U M2 OUT IN 0 0 MNMOS L=1U W=20U VDD VDD 0 5 VIN IN 0 0 PULSE N 1N 1N 5N 20N CLOAD OUT P.MODEL MNMOS NMOS VTO=0.7 KP=25U +LAMBDA=0.01 GAMMA=0.8 PHI=0.6.MODEL MPMOS PMOS VTO=-0.7 KP=8U +LAMBDA=0.02 GAMMA=0.4 PHI=0.6.OP.TRAN 200P 20N.PRINT TRAN V(IN) V(OUT).END Vdd - + Cload out in Vin m1 m2

Islamic Azad University - Qazvin Branch 19 Graphs Displaying

Islamic Azad University - Qazvin Branch 20 Example 6 – Id-Vgs characteristics in NMOS - w/l influence NETLIST V(gg,Id) for n-Channel (W/L effect).op Vdd 1 0 dc 2 Vgg 2 0 dc 1.15 M MNMOS L=LM W=WM.MODEL MNMOS NMOS VTO=0.7 KP=110U +LAMBDA=0.04 GAMMA=0.4 PHI=0.7.data ratio LM WM 1u 10u 1u 20u 1u 50u.enddata.dc Vgg data=ratio.print dc Id=par("-I(Vdd)").end Vdd Vgg

Islamic Azad University - Qazvin Branch 21 Graphs Displaying

Islamic Azad University - Qazvin Branch 22 Scaling Factors in HSPICE Factor Name MarkScale femtof1e-15 picop1e-12 nanon1e-9 microu1e-6 milim1e-3 kilok1e3 megameg1e6 gigag1e9 terat1e12 decibeldb20log10

Islamic Azad University - Qazvin Branch 23 units in HSPICE MarkUnit aAngstrom ampampere cmcentimeter degdegree evElectron-volt ffarad hHenry mmeter ohm vvolt ssecond

Islamic Azad University - Qazvin Branch 24 Commands Summary.TEMP t1 > for example :.TEMP MODEL mname type + Type : AMP = Op-Amp NMOS = n-Ch MOSFET PMOS = p-Ch MOSFET R = Resistor & … Pname1… : Parameters Name for Example :.MODEL MNMOS NMOS VTO=0.7 KP=110U LAMBDA=0.04 +GAMMA=0.4 PHI=0.7

Islamic Azad University - Qazvin Branch 25 Device Defining 1 Resistor : Rxxx n1 n2 resistance val> + val> + Example : RC R=1k TC1=0.001 TC2=0

Islamic Azad University - Qazvin Branch 26 Device Defining 2 Capacitor : Cxxx n1 n2 capacitance val> + val> + Example : Cshunt out gnd C=100f TC1=0.001 L=0.003

Islamic Azad University - Qazvin Branch 27 Device Defining 3 MOSFET : Mxxx nd ng ns mname length> width> Example : M1 vdd vgg 0 0 MNMOS L=1u W=30u

Islamic Azad University - Qazvin Branch 28 Supply Defining 1 Independent : Vxxx n+ n- dcval> + > Ixxx n+ n- dcval> + > Tranfun = AM, DC, EXP, PU, SIN, …

Islamic Azad University - Qazvin Branch 29 Supply Defining 2 Pulse : Vxxx n+ n- PU + V1 V2 >>>> Ixxx n+ n- PU + V1 V2 >>>>

Islamic Azad University - Qazvin Branch 30 Supply Defining 3 Sin : Vxxx n+ n- SIN + Vo Va >>> Ixxx n+ n- SIN + Vo Va >>> example : VIN 3 0 SIN ( MEG 1NS 1e8)

Islamic Azad University - Qazvin Branch 31 THANKS A LOT FOR YOUR ATTENTION