The Nanofab Group EE 4345 – Semiconductor Electronics Design Project – Spring 2002 Kevin Bradford Corey Clark Carlos Garcia Guillaume Gbetibouo Eric Goebel.

Slides:

Advertisements

Similar presentations

Digital Electronics Logic Families TTL and CMOS.

Advertisements

CMOS Fabrication EMT 251.

Lecture 0: Introduction

Simplified Example of a LOCOS Fabrication Process

VLSI Design Lecture 2: Basic Fabrication Steps and Layout

SOI BiCMOS  an Emerging Mixed-Signal Technology Platform

Introduction to CMOS VLSI Design Lecture 0: Introduction

For the exclusive use of adopters of the book Introduction to Microelectronic Fabrication, Second Edition by Richard C. Jaeger. ISBN © 2002.

For the exclusive use of adopters of the book Introduction to Microelectronic Fabrication, Second Edition by Richard C. Jaeger. ISBN © 2002.

Elettronica D. AA Digital Integrated Circuits© Prentice Hall 1995 Manufacturing Process CMOS Manufacturing Process.

Design and Implementation of VLSI Systems (EN0160) Sherief Reda Division of Engineering, Brown University Spring 2007 [sources: Sedra/Prentice Hall, Saint/McGrawHill,

Spring 2007EE130 Lecture 42, Slide 1 Lecture #42 OUTLINE IC technology MOSFET fabrication process CMOS latch-up Reading: Chapter 4 Die photo of Intel Penryn.

Paulo MoreiraTechnology1 Outline Introduction – “Is there a limit ?” Transistors – “CMOS building blocks” Parasitics I – “The [un]desirables” Parasitics.

The Deposition Process

INTEGRATED CIRCUITS Dr. Esam Yosry Lec. #5.

Device Fabrication Example

Introduction Integrated circuits: many transistors on one chip.

Digital Integrated Circuits © Prentice Hall 1995 Manufacturing Process CMOS Manufacturing Process.

CMOS Process Integration ECE/ChE 4752: Microelectronics Processing Laboratory Gary S. May March 25, 2004.

BJT Processing 1. Implantation of the buried n + layer 2. Growth of the epitaxial layer 3. p + isolation diffusion 4. Base p-type diffusion 5. Emitter.

Katedra Experimentálnej Fyziky Bipolar technology - the size of bipolar transistors must be reduced to meet the high-density requirement Figure illustrates.

ISAT 436 Micro-/Nanofabrication and Applications MOS Transistor Fabrication David J. Lawrence Spring 2001.

Z. Feng VLSI Design 1.1 VLSI Design MOSFET Zhuo Feng.

1 VLSI Fabrication Technology. Microelectronic Circuits - Fifth Edition Sedra/Smith2 Copyright  2004 by Oxford University Press, Inc. Figure A.1 Silicon.

CS/EE 6710 CMOS Processing. N-type Transistor + - i electrons Vds +Vgs S G D.

Pentagonal Group Standard Bipolar Process. HISTORY of SEMICONDUCTOR Evolved rapidly over the past 50 years 1 st practical analog integrated circuits appeared.

Outline Introduction CMOS devices CMOS technology

MOHD YASIR M.Tech. I Semester Electronics Engg. Deptt. ZHCET, AMU.

VLSI, Lecture 1 A review of microelectronics and an introduction to MOS technology Department of Computer Engineering, Prince of Songkla.

Metallization: Contact to devices, interconnections between devices and to external Signal (V or I) intensity and speed (frequency response, delay)

Lecture 0: Introduction. CMOS VLSI Design 4th Ed. 0: Introduction2 Introduction  Integrated circuits: many transistors on one chip.  Very Large Scale.

CP-416 VLSI System Design Lecture 1-A: Introduction Engr. Waqar Ahmad UET,Taxila.

1. A clean single crystal silicon (Si) wafer which is doped n-type (ColumnV elements of the periodic table). MOS devices are typically fabricated on a,

IC Process Integration

Semiconductor Manufacturing Technology Michael Quirk & Julian Serda © October 2001 by Prentice Hall Chapter 9 IC Fabrication Process Overview.

Introduction to CMOS VLSI Design CMOS Fabrication and Layout Harris, 2004 Updated by Li Chen, 2010.

Lecture 24a, Slide 1EECS40, Fall 2004Prof. White Lecture #24a OUTLINE Device isolation methods Electrical contacts to Si Mask layout conventions Process.

Fabrication Technology(1)

INTEGRATED CIRCUITS Dr. Esam Yosry Lec. #9. NPN Transistor Fabrication  Introduction  NPN Fabrication-Simple Flow  AMI Bipolar Transistor Process 

ALTERNATIVE SMALL-SIGNAL BIPOLAR TRANSISTOR. Introduction (1/2) Originally, it was the development of the standard bipolar NPN and substrate lateral PNP.

Lecture 23 OUTLINE The MOSFET (cont’d) Drain-induced effects Source/drain structure CMOS technology Reading: Pierret 19.1,19.2; Hu 6.10, 7.3 Optional Reading:

Introduction EE1411 Manufacturing Process. EE1412 What is a Semiconductor? Low resistivity => “conductor” High resistivity => “insulator” Intermediate.

Spencer/Ghausi, Introduction to Electronic Circuit Design, 1e, ©2003, Pearson Education, Inc. Chapter 3, slide 1 Introduction to Electronic Circuit Design.

CMOS Fabrication nMOS pMOS.

IC Fabrication/Process

NMOS FABRICATION 1. Processing is carried out on a thin wafer cut from a single crystal of silicon of high purity into which the required p-impurities.

CORPORATE INSTITUTE OF SCIENCE & TECHNOLOGY, BHOPAL DEPARTMENT OF ELECTRONICS & COMMUNICATIONS NMOS FABRICATION PROCESS - PROF. RAKESH K. JHA.

Bi-CMOS Prakash B.

VLSI Technology Introduction Typical Applications Moore’s Law The cost of fabrication Technology Background What is a chip Fabrication Technology CMOS.

1 Overview of Fabrication Processes of MOSFETs and Layout Design Rules.

CMOS VLSI Design Introduction

BiCMOS Technology Combines Bipolar and CMOS transistors in a single integrated circuit By retaining benefits of bipolar and CMOS, BiCMOS is able to.

CMOS VLSI Fabrication.

CMOS FABRICATION.

Introduction to CMOS VLSI Design Lecture 1: History & Layout Salman Zaffar Iqra University, Karachi Campus Spring 2012 Slides from D. Harris, Harvey Mudd.

2007/11/20 Paul C.-P. Chao Optoelectronic System and Control Lab., EE, NCTU P1 Copyright 2015 by Paul Chao, NCTU VLSI Lecture 0: Introduction Paul C.–P.

Patterning - Photolithography

CMOS Fabrication EMT 251.

1. Introduction. Diseño de Circuitos Digitales para Comunicaciones Introduction Integrated circuits: many transistors on one chip. Very Large Scale Integration.

Integrated Circuits.

Different Types of Transistors and Their Functions

CMOS Fabrication CMOS transistors are fabricated on silicon wafer

EMT362: Microelectronic Fabrication

Prof. Haung, Jung-Tang NTUTL

VLSI Design MOSFET Scaling and CMOS Latch Up

Bipolar Processes Description

Physics of Semiconductor Devices

Presentation transcript:

The Nanofab Group EE 4345 – Semiconductor Electronics Design Project – Spring 2002 Kevin Bradford Corey Clark Carlos Garcia Guillaume Gbetibouo Eric Goebel Fariba Pouya

Technical Project 1.5 ANALOG BiCMOS

Introduction What is BiCMOS? BiCMOS technology combines Bipolar and CMOS transistors onto a single integrated circuit where the advantages of both can be utilized.

Advantages of CMOS over Bipolar Power dissipation Noise margin Packing density The ability to integrate large comples functions with high yields

Advantages of Bipolar over CMOS Switching speed Currents drive per unit area Noise perfomance Analog capability Input/output speed

Advantages of BiCMOS Technology Improved speed over CMOS Lower power dissipation than Bipolar Flexible input/outputs High performance analog Latch up immunity

Analog BiCMOS Complexity Higher performance analog circuits Reduced design efforts Faster design cycles Higher wafer cost Longer manufacturing time Lower process yields Analog BiCMOS processes are characterized by their complexity, most needing15 masks. Some up to 30 masks. Advantages of complexityDisadvantages of complexity

Evolution of BiCMOS from CMOS BiCMOS technologies have tended to evolve from CMOS processes in order to obtain the highest CMOS performance possible. The bipolar processing steps have been added to the core CMOS flow to realize the desired device characteristics.

Fabrication Equipment Molecular Beam Epitaxy (MBE)

Fabrication Equipment Photoresist SpinnerBake-out Ovens

Fabrication Equipment Mask AlignerReactive Ion Etching (RIE)

Fabrication Equipment Chemical Vapor Deposition (CVD) Plasma Quest Sputter

Fabrication Equipment Plasma SputterPerkin-Elmer MBE

Fabrication Equipment Probe StationScanning Electron Microscope (SEM)

N-well CMOS Structure NMOS device, built in a 15um thick P-epitaxial layer on top of P+substrate PMOS transistor, built in an implanted N-well approximately 5um deep P+ substrate is used to reduce latch up susceptibility by providing a low impedance patch through a vertical PNP device Polysilicon gates are used for both the PMOS and NMOS transistors

Adding NPN Bipolar Transistor The simplest way to add an NPN bipolar transistor to the previous CMOS structure is by using PMOS N-well as the collector of the Bipolar device and introducing an additional mask level for the P-base region. the P-base is approx 1 um deep with a doping level of about 1e17 atoms/cm^3 the N+ source/drain ion implantation step is used for the emitter and collector contact of the bipolar structure the P+ source/drain ion implantation step is used to create a P+ base contact to minimize the base series resistance

Contacts

E Fn EcEc EvEv E Fi q  s,n qsqs n-type s/c qmqm E Fm metal q  Bn qV bi q’nq’n Depl reg

Pattern Shift – NBL Shadow (1/2)

Pattern Shift – NBL Shadow (2/2) Stacking faults An extra plane of atoms The lack of a plane of atoms Other Causes Temprature Pressure Wafer pre-leaning Growth precursor

P Isolation vs. CDI Collector Diffused Isolation P Isolation

Key factor in determining overall circuit performance and density Collector Diffused Isolation (CDI) –N-well used to form collector of NPN transistor –Base and emitter consist of successive counterdoping of the well. –CDI transistors Saturate prematurely Limits low-voltage operation Complicates device modeling Causes undesired substrate injection BiCMOS Isolation Consideration

System-on-a-Chip Technology –personal Internet access devices –set-top boxes –thin clients Applications of BiCMOS Technology

References Carter, Ronald. “Lecture 9 – EE 5342” UTA Cheung, Nathan “ Lecture 17 – EE 143” UC Berkeley http: //et.nmso.edu/ETCLASSES/vlsi/files/CRYSTAL.HTM Hastings, Alan “The Art of Analog Layout”, Prentice Hall, New Jersey, 2001 Campbell, Stephen A., “The Science and Engineering of Microelectronic Fabrication”, Oxford University Press, New York, 2001 Alvarez, Antonio, “BiCMOS Technology and Applications”, Prentice Hall, New Jersey, 2001