Analysis of a dip-solder process for self-assembly Madhav Rao (ECE) The University of Alabama Research Professors – Dr. John C Lusth (CS) Dr. Susan L Burkett.

Slides:



Advertisements
Similar presentations
1 Adhesion and Etching of Nickel-Chromium Tiecoat on Adhesiveless Flexible Laminate by Bergstresser, T., Hilburn, R. and Wang, J. Gould Electronics Gould.
Advertisements

CHAPTER 8: THERMAL PROCESS (continued). Diffusion Process The process of materials move from high concentration regions to low concentration regions,
Fabrication and Testing of Thin-Film Igniter Bridge Contact: Dr. Azad Siahmakoun Director, MiNDS Facility Rose-Hulman Institute of Technology A Technology.
First Wall Heat Loads Mike Ulrickson November 15, 2014.
Machine Tools And Devices For Special Technologies Plasma machining Slovak University of Technology Faculty of Material Science and Technology in Trnava.
MetalMUMPs Process Flow
Structural Properties of Electron Beam Deposited CIGS Thin Films Author 1, Author 2, Author 3, Author 4 a Department of Electronics, Erode Arts College,
Hybridization studies at Fermilab Prototype detectors –Readout chip mated to sensor –Experiences with both single dies and 4” and 6” wafers using Indium.
John D. Williams, Wanjun Wang Dept. of Mechanical Engineering Louisiana State University 2508 CEBA Baton Rouge, LA Producing Ultra High Aspect Ratio.
INTEGRATED CIRCUITS Dr. Esam Yosry Lec. #6.
One Way Circuits Limited Printed Circuit Board Manufacturer A Guide To Manufacturing Multilayer PCBs Use Left and Right Cursor keys to navigate ESC to.
Chapter 7b Fabrication of Solar Cell. Different kind of methods for growth of silicon crystal.
Cell and module construction. Photovoltaic effect and basic solar cell parameters To obtain a potential difference that may be used as a source of electrical.
1 WIREBONDING CHARACTERIZATION AND OPTIMIZATION ON THICK FILM SU-8 MEMS STRUCTURES AND ACTUATORS LIGA and Biophotonics Lab NTHU Institute of NanoEngineering.
SYNTHESIS OF COPPER NANOWIRES WITH NANO- TWIN SUBSTRUCTURES 1 Joon-Bok Lee 2 Dr. Bongyoung I. Yoo 2 Dr. Nosang V. Myung 1 Department of Chemical Engineering,
Origin of Coulomb Blockade Oscillations in Single-Electron Transistors
A NOVE LOW-TEMPERATURE MICROCAP PACKAGING USING SU-8 BONDING Y.K. Kim, S.W. Kim, and B.K. Ju Korea,Chungju National,Chungju and University,KOREA Tranducer.
The Deposition Process
ECE/ChE 4752: Microelectronics Processing Laboratory
Logic Gates using Magnetic Dots By: Madhav Rao (Master Student) Advisors: Dr. John C Lusth, Dr. Susan Burkett Department of Computer Engineering and Electrical.
ECE 424 – Introduction to VLSI Design Emre Yengel Department of Electrical and Communication Engineering Fall 2012.
(Industrial Electronics) Engr. M. Laiq Ur Rahman
Introduction to Soldering
Heat Sink Selection Thermal Management of Electronics
Department of Electrical Engineering, National Taiwan University NOVEL WAFER BONDING TECHNOLOGY SURVEY Po-Wen Chen Department of Electrical Engineering.
Electroless 0,3 µm Au coating on thick Ni, deposited on Si a b a – surface morphology and Auger profiling spectroscopy b – cross section morphology and.
1/20 Passive components and circuits - CCP Lecture 13.
The University of Alabama
Application of through-silicon-via (TSV) technology to making of high-resolution CMOS image sensors Name: Qian YU Student ID:
Growth and Analysis of MOCVD Grown Crystalline GaAs Andrew Howard, Dr. S. Phillip Ahrenkiel SDSM&T Nanoscience Department NSF REU Grant # Objectives.
PCB manufacturing PCBpro.com.
1 Calorimeter Thermal Analysis with Increased Heat Loads September 28, 2009.
Why do we put the micro in microelectronics?. Why Micro? 1.Lower Energy and Resources for Fabrication 2.Large Arrays 3.Minimally Invasive 4.Disposable.
Comparison of various TSV technology
Resistless Fabrication of Embedded Nanochannels by FIB Patterning, Wet Etching and Atomic Layer Deposition Zhongmei Han Marko Vehkamaki Markku Leskelä.
1 K. Overhage, Q. Tao, G. M. Jursich, C. G. Takoudis Advanced Materials Research Laboratory University of Illinois at Chicago.
Chapter 15: Fundamentals of Metal Forming
Layer-by-Layer Assembly of Gold Nanoparticles into Monolayers Daniel Witter Chemical Engineering U of A.
INTEGRATED CIRCUITS Dr. Esam Yosry Lec. #3. Diffusion  Introduction  Diffusion Process  Diffusion Mechanisms  Why Diffusion?  Diffusion Technology.
UNIVERSITY OF NOTRE DAME Origin of Coulomb Blockade Oscillations in Single-Electron Transistors Fabricated with Granulated Cr/Cr 2 O 3 Resistive Microstrips.
1 Spray cooling on micro structured surfaces Paper review.
REDUCING SCALE DEPOSITION BY PHYSICAL TREATMENT Sungmin Youn and Professor X. Si, Calvin College REDUCING SCALE DEPOSITION BY PHYSICAL TREATMENT Sungmin.
Interconnection in IC Assembly
ADVANCED HIGH DENSITY INTERCONNECT MATERIALS AND TECHNIQUES DIVYA CHALLA.
Chapter13 :Metallization
The Development of the Fabrication Process of Low Mass circuits Rui de Oliveira TS-DEM.
Optimization of T-Cell Trapping in a Microfluidic Device Group #19
A study of solder bridging for the purpose of assembling 3D structures Madhav Rao (ECE) The University of Alabama Research Professors – Dr. Susan L Burkett.
Low Mass Alice Pixel Bus Rui de Oliveira TE/MPE/EM 6/9/20161Rui de Oliveira Alice worshop.
Date of download: 5/31/2016 Copyright © ASME. All rights reserved. From: Influence of Interfacial Mixing on Thermal Boundary Conductance Across a Chromium/Silicon.
COATING AND DEPOSITION PROCESSES
(Chapters 29 & 30; good to refresh 20 & 21, too)
MICRO-STRIP METAL DETECTOR FOR BEAM DIAGNOSTICS PRINCIPLE OF OPERATION Passing through metal strips a beam of charged particles or synchrotron radiation.
版權所有 翻印必究 日 期: 指導老師:林克默 博士 學 生:陳冠廷. 版權所有 翻印必究 Outline 1.Introduction 2.Materials and methodology 3.Results and discussion 4. Conclusions 2016/6/242.
A Study of Electrical Impedance Property of an L 2 ePt Electrode 1 Interdisciplinary Program, Bioengineering Major, Graduate School, Seoul National University,
Roughness and Electrical Resistivity of Thin Films Spencer Twining, Marion Titze, Ozgur Yavuzcetin University of Wisconsin – Whitewater, Department of.
An Investigation on the Microstructure and Wear Properties of TiB 2 Reinforced AA2014 Aluminium Alloy Produced by Vacuum Infiltration Şule Ocak Araz, Recep.
Calorimetric Studies of Fe/Pt Multilayer Thin Films Ysela L. Chiari Prof. K. Barmak David C. Berry September 16, 2005.
Date of download: 11/12/2016 Copyright © 2016 SPIE. All rights reserved. A sketch of a micro four-point probe with integrated CNTs in situ grown from nickel.
Date of download: 10/15/2017 Copyright © ASME. All rights reserved.
A High-Speed and High-Capacity Single-Chip Copper Crossbar
3D IC Reliability Xinxin Yu, Hao Wu.
From: Modeling Transmission Effects on Multilayer Insulation
Self Rolled-Up Membrane Technology (S-RuM)
FINITE ELEMENT ANALYSIS OF THERMAL CHARACTERISTICS OF MEM SWITCHES
PHYSICAL PROPERTIES OF MATERIALS
Yingjie Ma, Jian Cui*, Yongliang Fan, Zhenyang Zhong, Zuimin Jiang
Self Rolled-Up Membrane Technology (S-RuM)
Photolithography.
Forced Convection Trials at 100°C Natural Convection Trials at 100°C
Presentation transcript:

Analysis of a dip-solder process for self-assembly Madhav Rao (ECE) The University of Alabama Research Professors – Dr. John C Lusth (CS) Dr. Susan L Burkett (ECE) Madhav Rao October 21 1/27

Madhav Rao October 21 Earlier work: Dr. Gracias Research Group Source: Timothy G. Leong,, Paul A. Lester, Travis L. Koh, Emma K. Call, and, David H. Gracias, “Surface Tension-Driven Self-Folding Polyhedra”, Langmuir (17), : Supporting information electronic files, ACS Copyrights. Aqueous HCL solution Self assembled structure Self Assembly movie 2/27

Madhav Rao October 21 Source: Timothy G. Leong,, Paul A. Lester, Travis L. Koh, Emma K. Call, and, David H. Gracias, “Surface Tension-Driven Self-Folding Polyhedra”, Langmuir (17), : Supporting information electronic files, ACS Copyrights. Snapshots of the video Free floating 3D structures 3/27

Madhav Rao October 21 Earlier work: Our research group Source: M. Rao, J. C. Lusth, S. L. Burkett, “Self-assembly solder process to form three-dimensional structures on silicon”, J. Vac. Sci. Technol. B, Vol. 27, No. 1, January D patterns Anchored 3D structures Fig 1: Images showing 3D structures formed from 2D metal patterns 4/27

Madhav Rao October 21 Earlier work: Process flow Conventional metal patterning and dip soldering process Fig 2: Process flow diagram. SiO 2 etched window Chromium adhesive layer deposition Gold seed layer deposition Develop Resist Spin Resist 2.5 µm Nickel electroplating 1.5 µm Copper electroplating Resist strip; Seed layer and adhesive layer etching Resist around patterned structures Dip soldering at 65 ºC Resist and sacrificial layer removal Auto folded structures, after solder reflow Source: M. Rao, J. C. Lusth, S. L. Burkett, “Self-assembly solder process to form three-dimensional structures on silicon”, J. Vac. Sci. Technol. B, Vol. 27, No. 1, January D micro-scale Polyhedron 5/27

Madhav Rao October 21 Principle of Surface Tension: Solder Self Assembly Surface tension principles Surface area minimization drives the assembly process. Fig 3: Schematic representation of solder-driven self assembly: before solder reflow. Fig 3: Schematic representation of solder-driven self assembly: after solder reflow. Image redrawn from: K. Harsh, Y.C. Lee, “Modelling for solder self-assembled MEMS, in: Proceedings of the SPIE”, San Jose, CA, 24–30 January 1998, pp. 177–184. 6/27

Madhav Rao October 21 Earlier work: Self assembly solder process to form 3D structures Cube Square PyramidTruncated Pyramid Pyramid Truncated Square Pyramid Fig 4: Self Assembled 3D shapes Source: M. Rao, J. C. Lusth, S. L. Burkett, “Self-assembly solder process to form three-dimensional structures on silicon”, J. Vac. Sci. Technol. B, Vol. 27, No. 1, January /27

Madhav Rao October 21 Fig 5: Images showing structures: after Ni–Cu electroplating (column 1), after Cr–Au etch (column 2), after solder reflow (column 3), and representative failures (column 4) Source: M. Rao, J. C. Lusth, S. L. Burkett, “Self-assembly solder process to form three-dimensional structures on silicon”, J. Vac. Sci. Technol. B, Vol. 27, No. 1, January Focusing on failures 8/27

Madhav Rao October 21 Maximum yield: 50 % Fig 6: Yield as a function of polyhedron type. Solder Self Assembled Polyhedra Yield 9/27

Madhav Rao October 21 Motivation Can we control the solder deposition process and improve the yield ? Thickness Roughness 10/27

Madhav Rao October 21 Dip soldering process Dip Temperature Flux Temperature Solder alloys Blanket samples Patterned samples 11/27

Madhav Rao October 21 Solder alloys Trade namesStoichiometry M.P. in ⁰ C Internal Designation LMA Bi-22.6Pb-8.3Sn-5.3Cd-19.1In47SA47 LOW Bi-32Pb-15.5Sn95SA95 LMA28158Bi-42Sn138SA138 INDALLOY Sn-3.8Ag-0.7Cu217SA217 Table 1: Different solders used 12/27

Madhav Rao October 21 Difference: Heating flux and flux at room temperature for blanket samples Fig 7: Roughness of dip-soldering at low dipping temperatures of SA95 solder alloy 13/27

Madhav Rao October 21 Blanket samples: Low Dipping temperature roughness data Fig 8: Roughness of dip-soldering at low dipping temperatures of solder alloys 14/27

Madhav Rao October 21 Blanket samples: High Dipping temperature roughness data Fig 9: Roughness of dip-soldering at high dipping temperatures of solder alloys with flux maintained at room temperature 15/27

Madhav Rao October 21 Fig 10: Thickness of dip-soldering at low dipping temperatures of solder alloys Blanket samples: Low dipping temperature thickness data 16/27

Madhav Rao October 21 Blanket samples: High dipping temperature thickness data Fig 11: Thickness of dip-soldering at high dipping temperatures of solder alloys with flux maintained at room temperature 17/27

Madhav Rao October 21 Blanket samples: Experimental analysis Trend of decreased roughness and thickness is observed as dip-temperature increases. Better uniformity at higher temperature is achieved except for SA217 alloy. At the higher dipping temperatures, the highest melting point solder results in a significantly thicker layer than the other solders. Low melting point alloy shows less variation in thickness and roughness. This suggests better uniformity when using low melting-point alloy. Preheating flux improves uniformity for temperatures only near the melting-point of alloy. 18/27

Madhav Rao October 21 BarsDividersLinkers Pattern designations 19/27

Madhav Rao October 21 Processing Conditions SoldersDip Time Dip Temperature Pattern Names Average Yield in % Standard Error in % SA4790 seconds50 C Bars Linkers Dividers SA952 seconds50 C Bars Linkers Dividers SA1382 seconds40 C Bars Linkers Dividers Dip soldering process for three different solder alloys Table 2: Dip soldering process and yield for copper metal patterns SA95 shows consistent and less varying wetting yield for different patterns 20/27

Madhav Rao October 21 Wetting yield: Analysis Blanket samples did not require significant dipping time. We suspect: The lowest melting point alloy needs to overcome the resistance provided by the high density of non-wetting regions around the metal pads. The higher melting point alloy provided the necessary thermal energy to wet the patterns. SA47 required 90 seconds of dip-time for complete coverage. 21/27

Madhav Rao October 21 Fig 12: Thickness of pattern dip-soldering Thickness measurement of solder alloys on patterned samples 22/27

Madhav Rao October 21 Patterned samples: Experimental analysis Thickness of deposited solder remains low for Bar, as compared to other designs: Linker and Divider. Bar Linker Divider 23/27

Madhav Rao October 21 Roughness measurement of solder alloys on patterned samples Fig 13: Roughness of pattern dip-soldering 24/27

Madhav Rao October 21 Conclusions Blanket Samples Better uniformity is obtained at higher dip temperatures, especially for the lowest melting-point alloy. Heated flux is preferable for dip- soldering at temperatures near the melting-point of the alloy. Dip solder thickness depends on alloy melting-point. Patterned Samples Coverage of individual elements when dip soldered is pattern dependent. Consistent coverage is obtained using SA95. A change in the dip soldering procedure was needed for patterned samples. 25/27

Madhav Rao October 21 Future Work Bridging and folding study on uniform solder deposited patterned samples. Experiments on dipping time over varying density of metal pads. Hollow polyhedra with minimum amount of deposited solder. Two sided 3D VLSI chips [A. Kamto et.al] Can this lead to wireless signal points on a chip ?? Receiving Antenna Transmitting Antenna Fig 14: Wireless signal transmission prototype. Source: A. Kamto, Y. Liu, L. Schaper and S. L. Burkett,, “Reliability study of through-silicon via (TSV) copper filled interconnects”, Thin Solid Films, Vol. 518, No. 5, /27

Madhav Rao October 21 Acknowledgments College of Engineering, UA CAF facilities, UA. Questions, Comments and Suggestions !! 27/27