Pixel Upgrade Plans ROD/BOC PRR July 17, 2013 T. Flick University of Wuppertal.

Slides:



Advertisements
Similar presentations
Questionnaire Response
Advertisements

HOLA and FTK_IM tests in SR1. Duo-HOLA in Pixel & SCT RODs New HOLA works as a drop-in replacement for the original HOLA in both Pixel and SCT RODs It.
PXL RDO System Requirements And meeting goals 11/12/2009BNL_CD-1_SENSOR_RDO - LG1.
Phase-0 topological processor Uli Schäfer Johannes Gutenberg-Universität Mainz Uli Schäfer 1.
Level-1 Topology Processor for Phase 0/1 - Hardware Studies and Plans - Uli Schäfer Johannes Gutenberg-Universität Mainz Uli Schäfer 1.
Uli Schäfer 1 Mainz L1Calo upgrade activities news – BLT hardware/firmware status.
Uli Schäfer 1 JEM: Status and plans Pre-Production modules Status Plans.
Luminosity Monitor MWPCs, commissioning. A.Kiselev OLYMPUS Collaboration Meeting DESY, Hamburg,
S. Silverstein For ATLAS TDAQ Level-1 Trigger updates for Phase 1.
Uli Schäfer 1 JEM: Status and plans JEM1.2 Status Test results Plans.
Examples of DCS Interaction with an FSI Bob Krzaczek.
Uli Schäfer 1 JEM1: Status and plans power Jet Sum R S T U VME CC RM ACE CAN Flash TTC JEM1.0 status JEM1.1 Plans.
O. Buchmueller, Imperial College, W. Smith, U. Wisconsin, August 3, 2012 Trigger Performance and Strategy Working Group Trigger Performance and Strategy.
FTK poster F. Crescioli Alberto Annovi
AIDA FEE64 production report June 2011 LYCCA tests and MBS Production of FEE64 Preparation for October test. 13th June
ATLAS Pixel Upgrade Phase 0 (IBL) ACES Workshop , CERN T. Flick University Wuppertal for the IBL collaboration.
STATUS OF VCSEL BASED OPTO-LINKS JOSHUA MOSS, JENS DOPKE AUGUST 19, 2010 On-going analysis for the on-detector Pixel VCSELs TEMPERATURE MEASUREMENTS OPTICAL.
Preliminary Design Review: Hub Implementation Dan Edmunds, Wade Fisher, Yuri Ermoline, Philippe Laurens Michigan State University 01-Oct-2014.
LECC2003 AmsterdamMatthias Müller A RobIn Prototype for a PCI-Bus based Atlas Readout-System B. Gorini, M. Joos, J. Petersen (CERN, Geneva) A. Kugel, R.
U N C L A S S I F I E D FVTX Detector Readout Concept S. Butsyk For LANL P-25 group.
SLHC SG: ATLAS Pixel G. Darbo - INFN / Genova SLHC SG, July 2004 ATLAS Pixel at SLHC G. Darbo - INFN / Genova Talk overview: A table with different High.
11th March 2008AIDA FEE Report1 AIDA Front end electronics Report February 2008.
Muon Electronics Upgrade Present architecture Remarks Present scenario Alternative scenario 1 The Muon Group.
Management of the LHCb DAQ Network Guoming Liu * †, Niko Neufeld * * CERN, Switzerland † University of Ferrara, Italy.
Upgrade of the CSC Endcap Muon Port Card Mikhail Matveev Rice University 1 November 2011.
Status of the Remote HV System 10 June 2015 TileCal week, upgrade session Roméo Bonnefoy, Romain Madar and François Vazeille ● Summary of performances.
ATLAS Trigger / current L1Calo Uli Schäfer 1 Jet/Energy module calo µ CTP L1.
Development of UW Pixel DAQ System Final Report : Winter 2015 Jimin Kim University of Washington Department of Mathematics/Physics March 20 th 2015.
ATLAS Inner Detector MO_B 2012 closure 2013 mid-year status 2014 request H. Pernegger / Pixel PL & ID Resource Coordinator D. Robinson / SCT PL and ID.
John Coughlan Tracker Week October FED Status Production Status Acceptance Testing.
Costas Foudas, The Tracker Interface to TCS, The CMS Silicon Tracker FED Crates What goes in the FED Crates ? What do we do about the VME controller.
July 17, 2013 CERN T. Flick University of Wuppertal.
28 June 2004ATLAS Pixel/SCT TIM FDR/PRR1 TIM tests with ROD Crate John Hill.
SCT Bytestream Hacking Bruce Gallop RAL High mu upgrade - 16 th May 2012.
HOLA installation in USA15. Status 8 Pixel + 8 SCT HOLAs installed in USA15 DAQ channels connected to the ROSes FTK fibers laid under the floor and placed.
Activity related CMS RPC Hyunchul Kim Korea university Hyunchul Kim Korea university 26th. Sep th Korea-CMS collaboration meeting.
Links from experiments to DAQ systems Jorgen Christiansen PH-ESE 1.
Upgrade of the CSC Endcap Muon Port Card with Spartan-6 FPGA Mikhail Matveev Rice University 30 April 2012.
STAR Pixel Detector readout prototyping status. LBNL-IPHC-06/ LG22 Talk Outline Quick review of requirements and system design Status at last meeting.
SRB data transmission Vito Palladino CERN 2 June 2014.
Management of the LHCb DAQ Network Guoming Liu *†, Niko Neufeld * * CERN, Switzerland † University of Ferrara, Italy.
HPS TDAQ Review Sergey Boyarinov, Ben Raydo JLAB June 18, 2014.
IBL – UniGe involvements UniGe Team : G. Barbier, F. Cadoux, A. Clark, S. Débieux, D. Ferrère, C. Husi, G. Iacobucci, M. Weber Other member (KEK): Y. Takubo.
ATLAS Inner Detector MO_B 2013 to-date status 2014 approve budget H. Pernegger / Pixel PL & ID Resource Coordinator D. Robinson / SCT PL and ID PL A. Romaniouk.
Status report on the development of a TPC readout system based on the SALTRO-16 chip and some thoughts about the next step Leif Jönsson AIDA Meeting Vienna.
1 Back-Of-Crate : BOC Status Oct, 2002 BOC is the optical fibre interface for the ROD Receives module control data from ROD, performs clock-data encoding,
System Demonstrator: status & planning The system demonstrator starts as “vertical slice”: The vertical slice will grow to include all FTK functions, but.
August 24, 2011IDAP Kick-off meeting - TileCal ATLAS TileCal Upgrade LHC and ATLAS current status LHC designed for cm -2 s 7+7 TeV Limited to.
Status of the SVD DAQ Koji Hara (KEK) 2012/1/16 TRG/DAQ meeting1.
Faculty of Physics, University of Belgrade Collaboration meeting, Budapest 15 th of May, ToF-L/R detector HV upgrade Jovan Puzović, Faculty of Physics,
29/05/09A. Salamon – TDAQ WG - CERN1 LKr calorimeter L0 trigger V. Bonaiuto, L. Cesaroni, A. Fucci, A. Salamon, G. Salina, F. Sargeni.
Upgrade Intro 10 Jan 2010 Norman Gee. N. Gee – Upgrade Introduction 2 LHC Peak Luminosity Lumi curve from F.Zimmermann : Nov Upgrade Week ? ?
Introduction to L1Calo Upgrade L1Calo Collaboration Meeting Cambridge 23-Mar-2011 Norman Gee.
FEI4B simulation model for IBL and DBM DAQ development CERN, 29. November 2013 Aleš Svetek J. Stefan Institute, CERN.
Detector Control for the Insertable B-Layer Susanne Kersten Wuppertal University ATLAS Upgrade Workshop, February
AHCAL Beam Interface (BIF)
LHC during week 45 LHC delivered ~0.837 fb-1 in week 45
SLC5 VME ROD based test system for Pixel DAQ: Outlook for Spring 2014
SCT readout limitation estimate with data
Experience with DAQ for ATLAS SCT
Trigger, DAQ, & Online: Perspectives on Electronics
ATLAS L1Calo Phase2 Upgrade
Old ROD + new BOC design plans
Hall A Compton Electron detector overview
Read-out of High Speed S-LINK Data Via a Buffered PCI Card
Run-2  Phase-1  Phase-2 Uli / Mainz
Online Data Processing and Hit Time Reconstruction for Silicon Detector Readout C. Irmler, M. Friedl, M. Pernicka The KEKB factory (Tsukuba, Japan) will.
SVT detector electronics
LIP and the CMS Trigger Upgrade On behalf of the LIP CMS Group
Beam instrumentation and background monitoring
Presentation transcript:

Pixel Upgrade Plans ROD/BOC PRR July 17, 2013 T. Flick University of Wuppertal

Pixel Readout Extension With the restart of LHC we expect a higher luminosity, which will increase even more in the next years. The link occupancy for the Pixel readout link will suffer from bandwidth limitations. For Layer2 this could be observed already in the last run period. Module and link occupancy have been extrapolated using the experience gained from the last year(s). Oct. 3, 2012Back-end Electronics Status and Services2

Occupancy extrapolation The extrapolated pixel occupancies can be used to determine the occupancy per CP and BC : This translates into an estimated MCC  ROD link occupancy at 75 and 100 kHz LVL1 rate: Oct. 3, 2012Back-end Electronics Status and Services3

Observations: Layer 2 limitations at L=7x10 33 Higher number of desynchronized modules in Layer 2 Oct. 3, 2012Back-end Electronics Status and Services4

Layer 2 Bandwidth limitations 40 Mb/s) show up earlier as expected getting worse with increased luminosity Increase link bandwidth to 80 Mb/s o For this we need new readout cards, as the Pixel cards can only operate at 40 Mb/s internally. o IBL ROD and BOC can easily handle 80 Mb/s o The doubled data input rate has to be sent out via the S-Link as well, which can also be handle by the sufficient number of S-Links on the IBL BOC card o The firmware of the IBL ROD has to be modified to handle Pixel front end electronics o IBL BOC: Tx path unchanged, Rx path has to be adopted to handle NRZ input signals (modified Rx Plugin fitting to SNAP12 socket) o That will allow the minimal or no change for the connectivity and fibre routing: 4 PP0s of Layer 2 to a single (more powerful) ROD/BOC pair Oct. 3, 2012Back-end Electronics Status and Services5 BOC MCC TX RX BOC MCC TX RX Now: Upgrade: 40 Mb/s 80 Mb/s

BOC Layer 1 Layer 1 will hit a brick wall later, at ~2x10 34 luminosity Layer 1 is already read out at 80 Mb/s Double the links per module and upgrade the bandwidth to 2x 80 Mb/s, this is prepared by installing additional fibres now. The IBL BOC then receives 2 links per module back, same as for the B-Layer right now. Again, the IBL ROD/BOC can handle the 80 Mb/s throughput, only the NRZ input needs to be adapted with the modified RX-plugin. Oct. 3, 2012Back-end Electronics Status and Services6 MCC TX RX BOC MCC TX RX Now: Upgrade: 80 Mb/s 2x 80 Mb/s

The way out Therefore we plan to use the presented IBL ROD and BOC cards also for the Pixel upgrade to overcome the bandwidth limitations. Firmware of the ROD need modification to handle the Pixel module data. The Rx plugin has to be modified to receive the NRZ signals correctly. We need another 26 card pairs for Layer2 and 38 card pairs for Layer1. Ideally the cards are all produced in one go to save money and have the manpower and tests setups at hand in the institutes. Layer2 needs action now, this means the first batch of cards have to be installed until mid of next year.

Bandwidth limitations MCC-> ROD Number of pile-up events  Link occupancy Oct. 3, 2012Back-end Electronics Status and Services8

Further Benefits We are short of spares for the present “old” BOCs o Exchanged Pixel BOC will deliver enough spares. No further development (apart from the small redesign of Rx plugin) is needed as the ROD and BOC are there for the IBL anyhow o Firmware adaptation to Pixel needs For our annoying Tx saga, the IBL BOC operate commercial plugins. These plugins we want to use also for the remaining Pixel BOCs interfaced with a small adaptor board. This will uniform our readout system: o Common spares for the 4-Layers Pixel o Same Tx Plugins over the whole Pixel Detector Oct. 3, 2012Back-end Electronics Status and Services9