1/2002JNM1 With 20 bits, 1,048,576 different combinations are available. Each memory location is assigned a different combination. Each memory location.

Slides:



Advertisements
Similar presentations
Memory Management Unit
Advertisements

There are two types of addressing schemes:
Presented By Dr. Shazzad Hosain Asst. Prof. EECS, NSU
Unit 4 Chapter-1 Multitasking. The Task State Segment.
16.317: Microprocessor System Design I
Intel MP.
OS Memory Addressing.
CSC 4250 Computer Architectures December 8, 2006 Chapter 5. Memory Hierarchy.
MEMORY ORGANIZATION Memory Hierarchy Main Memory Auxiliary Memory
IA-32 Processor Architecture
11/13/01CS-550 Presentation - Overview of Microsoft disk operating system. 1 An Overview of Microsoft Disk Operating System.
Vacuum tubes Transistor 1948 ICs 1960s Microprocessors 1970s.
1 Hardware and Software Architecture Chapter 2 n The Intel Processor Architecture n History of PC Memory Usage (Real Mode)
X86 segmentation, page tables, and interrupts 3/17/08 Frans Kaashoek MIT
Memory Management (II)
Chapter 3.2 : Virtual Memory
Vacuum tubes Transistor 1948 –Smaller, Cheaper, Less heat dissipation, Made from Silicon (Sand) –Invented at Bell Labs –Shockley, Brittain, Bardeen ICs.
CS2422 Assembly Language & System Programming September 22, 2005.
Microprocessor Systems Design I Instructor: Dr. Michael Geiger Spring 2012 Lecture 2: 80386DX Internal Architecture & Data Organization.
80x86 Processor Architecture
Microprocessor Systems Design I Instructor: Dr. Michael Geiger Spring 2013 Lecture 4: 80386DX memory, addressing.
CS 333 Introduction to Operating Systems Class 12 - Virtual Memory (2) Jonathan Walpole Computer Science Portland State University.
Virtual Memory By: Dinouje Fahih. Definition of Virtual Memory Virtual memory is a concept that, allows a computer and its operating system, to use a.
CS333 Intro to Operating Systems Jonathan Walpole.
An Introduction to 8086 Microprocessor.
80386DX.
Address Translation Mechanism of 80386
The Pentium Processor.
8.1 Silberschatz, Galvin and Gagne ©2009 Operating System Concepts with Java – 8 th Edition Chapter 08 Main Memory (Page table questions)
The Intel Microprocessors. Real Mode Memory Addressing Real mode, also called real address mode, is an operating mode of and later x86-compatible.
1/2002JNM1 Positional Notation (Hex Digits). 1/2002JNM2 Problem The 8086 has a 20-bit address bus. Therefore, it can access 1,048,576 bytes of memory.
1 Fundamental of Computer Suthida Chaichomchuen : SCC
8.4 paging Paging is a memory-management scheme that permits the physical address space of a process to be non-contiguous. The basic method for implementation.
1 Chapter 3.2 : Virtual Memory What is virtual memory? What is virtual memory? Virtual memory management schemes Virtual memory management schemes Paging.
CS 6560 Operating System Design Lecture 8: Memory Management.
Paging Example What is the data corresponding to the logical address below:
80386DX.
Computer Organization and ASSEMBLY LANGUAGE
UHD:CS2401: A. Berrached1 The Intel x86 Hardware Organization.
Virtual 8086 Mode  The supports execution of one or more 8086, 8088, 80186, or programs in an protected-mode environment.  An 8086.
Introduction to Virtual Memory and Memory Management
The Microprocessor and Its Architecture A Course in Microprocessor Electrical Engineering Department University of Indonesia.
EFLAG Register of The The only new flag bit is the AC alignment check, used to indicate that the microprocessor has accessed a word at an odd.
1 Microprocessors CSE Protected Mode Memory Addressing Remember using real mode addressing we were previously able to address 1M Byte of memory.
Introduction to Microprocessors Chapter 3. Programming Model (8086)  Shows the various internal registers that are accessible to the programmer.
Different Microprocessors Tamanna Haque Nipa Lecturer Dept. of Computer Science Stamford University Bangladesh.
Fundamentals of Programming Languages-II
MODULE 5 INTEL TODAY WE ARE GOING TO DISCUSS ABOUT, FEATURES OF 8086 LOGICAL PIN DIAGRAM INTERNAL ARCHITECTURE REGISTERS AND FLAGS OPERATING MODES.
Microprocessor and Assembly Language Addressing Models
OS Memory Addressing. Architecture CPU – Processing units – Caches – Interrupt controllers – MMU Memory Interconnect North bridge South bridge PCI, etc.
The Microprocessor & Its Architecture A Course in Microprocessor Electrical Engineering Department Universitas 17 Agustus 1945 Jakarta.
I NTEL 8086 M icroprocessor بسم الله الرحمن الرحيم 1.
EEL 4709C Prof. Watson Herman Group 4 Ali Alshamma, Derek Montgomery, David Ortiz 11/11/2008.
Chapter 2 Instruction Addressing and Execution. Lesson plan Review some concepts in the first week First assembly program with EMU8086 Related concepts.
Lecture on Real Mode Memory Addressing
Address Translation Mechanism of 80386
143A: Principles of Operating Systems Lecture 5: Address translation
x86 segmentation, page tables, and interrupts
CSCI206 - Computer Organization & Programming
Intel Microprocessor.
Operating Modes UQ: State and explain the operating modes of X86 family of processors. Show the mode transition diagram highlighting important features.(10.
CS 301 Fall 2002 Computer Organization
MICROPROCESSOR MEMORY ORGANIZATION
Microprocessor and Assembly Language Addressing Models
Page Replacement Implementation Issues
Lecture 36 Syed Mansoor Sarwar
CS703 - Advanced Operating Systems
Assembly Language for Intel-Based Computers, 5th Edition
AKT211 – CAO 05 – x86 Architecture: Intel 8088 (2)
CS444/544 Operating Systems II Virtual Memory
Presentation transcript:

1/2002JNM1 With 20 bits, 1,048,576 different combinations are available. Each memory location is assigned a different combination. Each memory location is 1-byte wide. Therefore, the memory space of the 8086 consists of 1,048,576 bytes or 524, bit words. The 8086 has a 20-bit Address Bus

1/2002JNM2 Problem The 8086 has a 20-bit address bus. Therefore, it can access 1,048,576 bytes of memory. How many bits and how many HEX digits are required to access 1M memory? 2 N = 1M (where N is in bits) N = 20 bits =  20/4 = 5 HEX digits

1/2002JNM3 Positional Notation (Hex Digits)

1/2002JNM4 Problem Continued But each register is only 16 bits (4 HEX digits) wide. How are all of the locations accessed? Segmented Memory – all of memory is divided into 64-kByte segments. (4 HEX digits (16 bits) can access 64k different locations) –2 16  64k

1/2002JNM5 Within the 1 MB of memory, the 8086 defines 4 64KB memory blocks. Segmented Memory 7FFFF The segment registers point to location 0 of each segment. (The base address) DS: E000 CS: B300 SS: 7000 ES: 5D27

1/2002JNM6 Segment Register Defaults

1/2002JNM7 Segments/ Segmentation Segments are variable-sized areas of memory used by a program containing either code or data. Segmentation provides a way to isolate memory segments from each other. This permits multiple programs to run simultaneously without interfering with each other. A segment selector is a 16-bit value stored in a segment register. A logical address is a combination of a segment selector and an offset(16-bit for 8086).

1/2002JNM8 Logical Addresses Later in the course, we will get into translation of logical addresses to linear addresses (using descriptor tables and paging). For now, using a virtual-8086 mode, we can determine the “physical address” by adding the offset to the base. Remember with 8086 mode, there is only 1MB of memory.

1/2002JNM9 Determining the Physical Address from a Logical Address Shift the segment value left 4 bits (add a zero to the right), then add the offset 3D7F:023C  3DA2Ch

1/2002JNM10 Real-Mode Addessing In real mode addressing, the lowest 640K of memory is used by both the operating system and application programs. Video memory and hardware controllers have reserved memory locations. C0000h-FFFFFh are reserved for system ROM. IVT (Interrupt Vector Table) is at first 1024 bytes of memory ( FFFh)

1/2002JNM11 Memory Map for an 80x86 computer running MS-DOS

1/2002JNM12 Memory Banks Even though the 8086 has a 16-bit data bus, it is byte addressable. Memory is divided into two 8-bit banks BE0 BE1 Even AddressesOdd Addresses

1/2002JNM13 Memory Chip Organization Remember that memory chips are usually defined as a k x n device (k=#locations, n=number of cells per location) –Examples 16 x 1 (16M bits) 4M x 4 (4M nibbles) 2M x 8 ( 2M bytes) 1M x 16 (16 M words) SRAM and ROM are typically arranged x8 (byte wide)