COE4OI5 Engineering Design. Copyright S. Shirani 2 Course Outline Design process, design of digital hardware Programmable logic technology Altera’s UP2.

Slides:



Advertisements
Similar presentations
TOPIC : SYNTHESIS DESIGN FLOW Module 4.3 Verilog Synthesis.
Advertisements

16/04/20151 Hardware Descriptive Languages these notes are taken from Mano’s book It can represent: Truth Table Boolean Expression Diagrams of gates and.
EELE 367 – Logic Design Module 2 – Modern Digital Design Flow Agenda 1.History of Digital Design Approach 2.HDLs 3.Design Abstraction 4.Modern Design Steps.
Integrated Circuits Laboratory Faculty of Engineering Digital Design Flow Using Mentor Graphics Tools Presented by: Sameh Assem Ibrahim 16-October-2003.
CMPT150, Ch 3, Tariq Nuruddin, Fall 06, SFU 1 Ch3. Combinatorial Logic Design Modern digital design involves a number of techniques and tools essential.
The Design Process Outline Goal Reading Design Domain Design Flow
02/02/20091 Logic devices can be classified into two broad categories Fixed Programmable Programmable Logic Device Introduction Lecture Notes – Lab 2.
Spring 07, Jan 16 ELEC 7770: Advanced VLSI Design (Agrawal) 1 ELEC 7770 Advanced VLSI Design Spring 2007 Introduction Vishwani D. Agrawal James J. Danaher.
1/31/20081 Logic devices can be classified into two broad categories Fixed Programmable Programmable Logic Device Introduction Lecture Notes – Lab 2.
Logic Design Outline –Logic Design –Schematic Capture –Logic Simulation –Logic Synthesis –Technology Mapping –Logic Verification Goal –Understand logic.
Altera’s Quartus II Installation, usage and tutorials Gopi Tummala Lab/Office Hours : Friday 2:00 PM to.
Charles Kime & Thomas Kaminski © 2008 Pearson Education, Inc. (Hyperlinks are active in View Show mode) Chapter 3 – Combinational Logic Design Part 1 –
ECE 331 – Digital System Design Course Introduction and VHDL Fundamentals (Lecture #1)
CS 151 Digital Systems Design Lecture 38 Programmable Logic.
Charles Kime & Thomas Kaminski © 2008 Pearson Education, Inc. (Hyperlinks are active in View Show mode) Chapter 3 – Combinational Logic Design Part 1 –
Combinational Logic Design
Overview Part 1 – Design Procedure 3-1 Design Procedure
Digital Circuit Implementation. Wafers and Chips  Integrated circuit (IC) chips are manufactured on silicon wafers  Transistors are placed on the wafers.
Introduction to FPGA Design Illustrating the FPGA design process using Quartus II design software and the Cyclone II FPGA Starter Board. Physics 536 –
Introduction to Digital Design Lab Project
Chapter 4 Programmable Logic Devices: CPLDs with VHDL Design Copyright ©2006 by Pearson Education, Inc. Upper Saddle River, New Jersey All rights.
EKT303/4 PRINCIPLES OF PRINCIPLES OF COMPUTER ARCHITECTURE (PoCA)
Charles Kime & Thomas Kaminski © 2004 Pearson Education, Inc. Terms of Use (Hyperlinks are active in View Show mode) Terms of Use Lecture 11 – Design Concepts.
ISE. Tatjana Petrovic 249/982/22 ISE software tools ISE is Xilinx software design tools that concentrate on delivering you the most productivity available.
EET 252 Unit 4 Programmable Logic: SPLDs & CPLDs  Read Floyd, Sections 11-1 to  Study Unit 4 e-Lesson.  Do Lab #4.  Homework #4 and Lab #4 due.
Charles Kime & Thomas Kaminski © 2004 Pearson Education, Inc. Terms of Use (Hyperlinks are active in View Show mode) Terms of Use Lecture 12 – Design Procedure.
Principles Of Digital Design Chapter 1 Introduction Design Representation Levels of Abstraction Design Tasks and Design Processes CAD Tools.
Combinational Logic Design BIL- 223 Logic Circuit Design Ege University Department of Computer Engineering.
ASIC/FPGA design flow. FPGA Design Flow Detailed (RTL) Design Detailed (RTL) Design Ideas (Specifications) Design Ideas (Specifications) Device Programming.
PROGRAMMABLE LOGIC DEVICES (PLD)
© 2003 Xilinx, Inc. All Rights Reserved For Academic Use Only Xilinx Design Flow FPGA Design Flow Workshop.
1 H ardware D escription L anguages Modeling Digital Systems.
Digital System Design Pradondet Nilagupta Department of Computer Engineering.
CS/EE 3700 : Fundamentals of Digital System Design Chris J. Myers Lecture 2: Intro. to Logic Circuits Chapter 2.
Chonnam national university VLSI Lab 8.4 Block Integration for Hard Macros The process of integrating the subblocks into the macro.
Chapter 4 Programmable Logic Devices: CPLDs with VHDL Design Copyright ©2006 by Pearson Education, Inc. Upper Saddle River, New Jersey All rights.
CS/EE 3700: Fundamentals of Digital System Design Chris J. Myers Spring
Charles Kime & Thomas Kaminski © 2008 Pearson Education, Inc. (Hyperlinks are active in View Show mode) Chapter 3 – Combinational Logic Design Part 1 –
Chapter 0 deSiGn conCepTs EKT 221 / 4 DIGITAL ELECTRONICS II.
CS/EE 3700 : Fundamentals of Digital System Design Chris J. Myers Lecture 4: Logic Optimization Chapter 4.
Fall 2004EE 3563 Digital Systems Design EE 3563 VHSIC Hardware Description Language  Required Reading: –These Slides –VHDL Tutorial  Very High Speed.
EKT303/4 PRINCIPLES OF PRINCIPLES OF COMPUTER ARCHITECTURE (PoCA)
DEVICES AND DESIGN : ASIC. DEFINITION Any IC other than a general purpose IC which contains the functionality of thousands of gates is usually called.
ELEE 4303 Digital II Introduction to Verilog. ELEE 4303 Digital II Learning Objectives Get familiar with background of HDLs Basic concepts of Verilog.
COE4OI5 Engineering Design Chapter 1: The 15 minutes design.
EE694v-Verification-Lect7-1- Verification Plan & Levels of Verification The Verification Plan Yesterdays and today’s design environment Design specification.
FPGA CAD 10-MAR-2003.
Digital Design Using VHDL and PLDs ECOM 4311 Digital System Design Chapter 1.
Teaching Digital Logic courses with Altera Technology
Combinational Logic Design. 2 Combinational Circuits A combinational logic circuit has: ♦ A set of m Boolean inputs, ♦ A set of n Boolean outputs ♦ n.
ASIC/FPGA design flow. Design Flow Detailed Design Detailed Design Ideas Design Ideas Device Programming Device Programming Timing Simulation Timing Simulation.
Combinational Logic Design. 2 Combinational Circuits A combinational logic circuit has: ♦ A set of m Boolean inputs, ♦ A set of n Boolean outputs ♦ n.
EECE 320 L8: Combinational Logic design Principles 1Chehab, AUB, 2003 EECE 320 Digital Systems Design Lecture 8: Combinational Logic Design Principles.
Introduction to the FPGA and Labs
Design and Documentation
ASIC Design Methodology
Combinational Logic Design
Figure 1.1 A silicon wafer. Figure 1.1 A silicon wafer.
Figure 1.1. A silicon wafer..
ELEC 7770 Advanced VLSI Design Spring 2016 Introduction
Overview Part 1 – Design Procedure Beginning Hierarchical Design
ELEC 7770 Advanced VLSI Design Spring 2014 Introduction
Programmable Logic Devices: CPLDs and FPGAs with VHDL Design
Embedded systems, Lab 1: notes
Verification Plan & Levels of Verification
Chapter 2 Introduction to Logic Circuits
THE ECE 554 XILINX DESIGN PROCESS
THE ECE 554 XILINX DESIGN PROCESS
Presentation transcript:

COE4OI5 Engineering Design

Copyright S. Shirani 2 Course Outline Design process, design of digital hardware Programmable logic technology Altera’s UP2 and UP3 boards Nios II soft core processor and system on a programmable chip Using VHDL for synthesis of digital hardware (including macrofunctions and primitives) UP3core library functions (VGA, mouse, keyboard interfaces) Design examples

Copyright S. Shirani 3 Project Students are supposed to complete a project in groups of two Every group can choose the subject of their project A typical project should involve the design of a digital system (e.g., FIR filter, a robot control system) The design should be entered into CAD tool (e.g., Quartus) using VHDL and be simulated to make sure it meets the specified requirements A hardware implementation of the project using the UP2 or UP3 boards available in the lab is required.

Copyright S. Shirani 4 Students’ responsibilities for the project Get a pass-card for the lab Form groups Choose a project Actively engage in work on the project Prepare a project proposal Prepare a progress report Prepare a final report

Copyright S. Shirani 5 Lab location, time and facilities Lab: ITB-155 Lab hours: Monday, Tuesday, Wednesday, Thursday, Friday 2:30 to 5:30 Student can use the lab facility for their projects at additional time: Monday-Thursday 7:30 AM- 11:00 PM, Friday 7:30 AM-9:00 PM, Saturday and Sunday 10:00 AM-10:00 PM The door to the lab has a card sweep lock This is the only course using the ITB-155

Copyright S. Shirani 6 Suggestions and requests Start working on the project as soon as possible Partition your project into modules and implement and test each module separately Do not take the UP3 boards out of the lab A limited number of UP2 boards are available for students to sign out (if their project require e.g., for a robot project). These boards will be handed on a first come first serve basis. Do not play with equipment not related to this course which is in the lab Do not drink or eat in the lab Do not login on a computer and leave it idle The lab has video surveillance

Copyright S. Shirani 7 CD -ROM Contains the Quartus software from Altera. Contains the UP2 and UP3 manuals (in booksoft/chap2) Contains the UP3core library functions (in booksoft/chap5 directory)

Copyright S. Shirani 8 Definition of Engineering Design The process of devising a system, component, or process to meet desired needs

Copyright S. Shirani 9 Required product Design specifications Initial design Simulation Design correct? Redesign Prototype implementation Testing Meets specifications? Finished product Minor errors? Make corrections No Yes No Yes No The development process

Copyright S. Shirani 10 Design Process Define specifications: essential features of the product are identified. –Specifications must be tight enough to ensure that the developed product will meet the general expectations, but not be unnecessarily constraining. Initial design: is generated from the design specifications –This step is usually performed by a human designer. –It requires considerable design experience and intuition.

Copyright S. Shirani 11 Design Process Simulation: CAD tools are used to simulate the behavior of the initial design to determine whether the obtained design meets the required specifications. If errors are found appropriate changes are made and verification is repeated through simulation. Usually all except subtle problems are discovered in this way. When simulation indicated that the design is correct, a prototype of the product is constructed.

Copyright S. Shirani 12 Design Process The prototype is thoroughly tested for conformance with the specifications. Minor errors are often eliminated by making small corrections directly on the prototype. In the case of large errors, it is necessary to redesign the product.

Copyright S. Shirani 13 Design of digital hardware

Copyright S. Shirani 14 Design interconnection between blocks Functional simulation of complete system Correct? Physical mapping Timing simulation Correct? Implementation No Yes No Yes Design one block Partition Design concept A B C D Figure 1.6 Design flow for logic circuits

Copyright S. Shirani 15 Development of a complex digital hardware Implementation Finished Build prototype Testing Correct? Modify prototype No Yes Minor errors? Yes Go to A, B, C, or D No

Copyright S. Shirani 16 Design of digital hardware A common way of dealing with complexity in digital hardware is to partition the circuit into smaller blocks and design each block separately. Having successfully designed all blocks, the interconnection between blocks must be defined. The complete circuit is simulated and errors are corrected Errors caused by incorrect connections: connections are redefined (path C) Some blocks have not been designed correctly: erroneous blocks are redesigned (path B) Some functionality missing: incorrect partitioning (path A)

Copyright S. Shirani 17 Design of digital hardware Physical mapping: physical location of each chip on the board and wiring pattern –CAD tools are relied on Does the physical layout affect the performance of the circuit (even though the functional behavior of complete system is correct)? Physical wiring introduce resistance and capacitance. It may have an impact on the speed of operation. Timing simulation is used to check the performance of the circuit after wiring.

Copyright S. Shirani 18 Design of digital hardware Having completed timing simulation a prototype of the circuit is implemented. The prototype is tested. Minor errors are corrected on the prototype. Large problems require a redesign.

Copyright S. Shirani 19 CAD tools A CAD system has tools for performing the following tasks: –Design entry –Initial synthesis –Functional simulation –Logic synthesis and optimization –Physical design –Timing simulation –Chip configuration

Copyright S. Shirani 20 Design conception Truth table VHDLSchematic capture Simple synthesis Translation Merge Boolean equations INITIAL SYNTHESIS TOOLS DESIGN ENTRY Design correct? Logic synthesis, physical design, timing simulation Functional simulation No Yes The first stages of a CAD system

Copyright S. Shirani 21 A complete CAD system Design conception Design correct? Chip configuration Timing simulation No Yes Design entry, initial synthesis, and functional simulation Physical design Logic synthesis/optimization

Copyright S. Shirani 22 CAD tools The starting point in the process of designing a digital circuit is the conception of what the circuit is supposed to do and the formulation of its general structure. This step is done manually. The rest is done by CAD tools.

Copyright S. Shirani 23 CAD tools Design entry: a description of the circuit being designed should be entered into CAD system Different ways of doing this: –Truth tables –Schematic capture –Hardware description languages Initial synthesis: produces a network of logic gates

Copyright S. Shirani 24 CAD tools Functional simulation: is used to verify the functionality of the circuit based on input provided by the designer This simulation is performed before any optimization and propagation delays are ignored. Goal: validate the basic operations of the circuit

Copyright S. Shirani 25 CAD tools Logic synthesis and optimization: produces an equivalent but better circuit The measure of what makes one circuit better depends on the needs of a design project and the technology chosen for implementation

Copyright S. Shirani 26 CAD tools Physical design (layout synthesis): how to implement the circuit in the target technology This step consists of placement and routing Placement: where in the target device each logic function in the optimized circuit will be realized Routing: which wires in the chip are to be used to realize the required interconnections

Copyright S. Shirani 27 CAD tools Timing simulation: determines the propagation delays that are expected in the implemented circuit Timing simulation: ensures that the implemented circuit meets the required performance Some of timing errors can be corrected by using the synthesis tool If the logic synthesis tool cannot resolve the timing problem, it is necessary to return to the beginning of the design flow to consider other alternatives Final step: configure the target chip to implement the circuit

Copyright S. Shirani 28 Summary Design and development process Design of digital hardware CAD tools

Copyright S. Shirani 29 Design concept Successful design Initial design Simulation Design correct? Redesign No Yes The basic design loop