Sparse Coding for Specification Mining and Error Localization Runtime Verification September 26, 2012 Wenchao Li, Sanjit A. Seshia University of California.

Slides:



Advertisements
Similar presentations
An Interactive-Voting Based Map Matching Algorithm
Advertisements

Masahiro Fujita Yoshihisa Kojima University of Tokyo May 2, 2008
Mining Compressed Frequent- Pattern Sets Dong Xin, Jiawei Han, Xifeng Yan, Hong Cheng Department of Computer Science University of Illinois at Urbana-Champaign.
10/14/2005Caltech1 Reliable State Machines Dr. Gary R Burke California Institute of Technology Jet Propulsion Laboratory.
Sumitha Ajith Saicharan Bandarupalli Mahesh Borgaonkar.
Timed Automata.
Physical Unclonable Functions and Applications
1 Copyright © 2013 Elsevier Inc. All rights reserved. Chapter 5 Program Design and Analysis.
CSCI 347 / CS 4206: Data Mining Module 07: Implementations Topic 03: Linear Models.
Presenter: PCLee – This paper outlines the MBAC tool for the generation of assertion checkers in hardware. We begin with a high-level presentation.
Cooperative Multiple Input Multiple Output Communication in Wireless Sensor Network: An Error Correcting Code approach using LDPC Code Goutham Kumar Kandukuri.
NATW 2008 Using Implications for Online Error Detection Nuno Alves, Jennifer Dworak, R. Iris Bahar Division of Engineering Brown University Providence,
Robust Network Compressive Sensing Lili Qiu UT Austin NSF Workshop Nov. 12, 2014.
X-Compaction Itamar Feldman. Before we begin… Let’s talk about some DFT history: Design For Testability (DFT) has been around since the 1960s. The technology.
3D Position Determination Hasti AhleHagh Professor. W.R. Michalson.
© 2011 IBM Corporation IBM Research SIAM-DM 2011, Mesa AZ, USA, Non-Negative Residual Matrix Factorization w/ Application to Graph Anomaly Detection Hanghang.
1 Assertion Based Verification 2 The Design and Verification Gap  The number of transistors on a chip increases approximately 58% per year, according.
ECE Synthesis & Verification1 ECE 667 Spring 2011 Synthesis and Verification of Digital Systems Verification Introduction.
A Combinatorial Maximum Cover Approach to 2D Translational Geometric Covering Karen Daniels, Arti Mathur, Roger Grinde University of Massachusetts Lowell.
Off-chip Decoupling Capacitor Allocation for Chip Package Co-Design Hao Yu Berkeley Design Chunta Chu and Lei He EE Department.
Code and Decoder Design of LDPC Codes for Gbps Systems Jeremy Thorpe Presented to: Microsoft Research
Michael Ernst, page 1 Improving Test Suites via Operational Abstraction Michael Ernst MIT Lab for Computer Science Joint.
DAG-Aware AIG Rewriting Alan Mishchenko, Satrajit Chatterjee, Robert Brayton Department of EECS, University of California Berkeley Presented by Rozana.
Presenter: PCLee Design Automation Conference, ASP-DAC '07. Asia and South Pacific.
1 Coverage Metrics in Formal Verification Hana Chockler Hebrew University.
Interconnect Efficient LDPC Code Design Aiman El-Maleh Basil Arkasosy Adnan Al-Andalusi King Fahd University of Petroleum & Minerals, Saudi Arabia Aiman.
Formal verification Marco A. Peña Universitat Politècnica de Catalunya.
Face Recognition Using Neural Networks Presented By: Hadis Mohseni Leila Taghavi Atefeh Mirsafian.
What Exactly are the Techniques of Software Verification and Validation A Storehouse of Vast Knowledge on Software Testing.
TitleEfficient Timing Channel Protection for On-Chip Networks Yao Wang and G. Edward Suh Cornell University.
Ragib Hasan Johns Hopkins University en Spring 2010 Lecture 6 03/22/2010 Security and Privacy in Cloud Computing.
Global Routing.
Mining Discriminative Components With Low-Rank and Sparsity Constraints for Face Recognition Qiang Zhang, Baoxin Li Computer Science and Engineering Arizona.
VeriFlow: Verifying Network-Wide Invariants in Real Time
Tracking with Unreliable Node Sequences Ziguo Zhong, Ting Zhu, Dan Wang and Tian He Computer Science and Engineering, University of Minnesota Infocom 2009.
IVEC: Off-Chip Memory Integrity Protection for Both Security and Reliability Ruirui Huang, G. Edward Suh Cornell University.
1 Automatic Refinement and Vacuity Detection for Symbolic Trajectory Evaluation Orna Grumberg Technion Haifa, Israel Joint work with Rachel Tzoref.
Energy-Aware Scheduling with Quality of Surveillance Guarantee in Wireless Sensor Networks Jaehoon Jeong, Sarah Sharafkandi and David H.C. Du Dept. of.
B. Fernández, D. Darvas, E. Blanco Formal methods appliedto PLC code verification Automation seminar CERN – IFAC (CEA) 02/06/2014.
Statistical Sampling-Based Parametric Analysis of Power Grids Dr. Peng Li Presented by Xueqian Zhao EE5970 Seminar.
1 Hybrid-Formal Coverage Convergence Dan Benua Synopsys Verification Group January 18, 2010.
Incremental formal verification of hardware Hana Chockler Alexander Ivrii Arie Matsliah Shiri Moran Ziv Nevo IBM Research - Haifa.
European Test Symposium, May 28, 2008 Nuno Alves, Jennifer Dworak, and R. Iris Bahar Division of Engineering Brown University Providence, RI Kundan.
Weikang Qian. Outline Intersection Pattern and the Problem Motivation Solution 2.
Universität Dortmund Chapter 6A: Validation Simulation and test pattern generation (TPG) EECE **** Embedded System Design.
Cut-Based Inductive Invariant Computation Michael Case 1,2 Alan Mishchenko 1 Robert Brayton 1 Robert Brayton 1 1 UC Berkeley 2 IBM Systems and Technology.
Detecting Errors Using Multi-Cycle Invariance Information Nuno Alves, Jennifer Dworak, and R. Iris Bahar Division of Engineering Brown University Providence,
Using Loop Invariants to Detect Transient Faults in the Data Caches Seung Woo Son, Sri Hari Krishna Narayanan and Mahmut T. Kandemir Microsystems Design.
Verification & Validation By: Amir Masoud Gharehbaghi
Part 1: Overview of Low Density Parity Check(LDPC) codes.
A Memory-hierarchy Conscious and Self-tunable Sorting Library To appear in 2004 International Symposium on Code Generation and Optimization (CGO ’ 04)
1 CS 151: Digital Design Chapter 3: Combinational Logic Design 3-1Design Procedure CS 151: Digital Design.
Low-cost Program-level Detectors for Reducing Silent Data Corruptions Siva Hari †, Sarita Adve †, and Helia Naeimi ‡ † University of Illinois at Urbana-Champaign,
Incremental Run-time Application Mapping for Heterogeneous Network on Chip 2012 IEEE 14th International Conference on High Performance Computing and Communications.
Detecting Hardware Trojans in Unspecified Functionality Using Mutation Testing Nicole Fern K.-T. Tim Cheng UC Santa Barbara 1.
IPR: In-Place Reconfiguration for FPGA Fault Tolerance Zhe Feng 1, Yu Hu 1, Lei He 1 and Rupak Majumdar 2 1 Electrical Engineering Department 2 Computer.
1 Travel Times from Mobile Sensors Ram Rajagopal, Raffi Sevlian and Pravin Varaiya University of California, Berkeley Singapore Road Traffic Control TexPoint.
FMCAD A Theory of Mutations with Applications to Vacuity, Coverage, and Fault Tolerance Orna Kupferman 1 Wenchao Li 2 Sanjit A. Seshia 2 1 Hebrew.
Arizona State University1 Fast Mining of a Network of Coevolving Time Series Wei FanHanghang TongPing JiYongjie Cai.
Resource Optimization for Publisher/Subscriber-based Avionics Systems Institute for Software Integrated Systems Vanderbilt University Nashville, Tennessee.
On the Relation Between Simulation-based and SAT-based Diagnosis CMPE 58Q Giray Kömürcü Boğaziçi University.
Speaker: Nansen Huang VLSI Design and Test Seminar (ELEC ) March 9, 2016 Simulation-Based Equivalence Checking.
© 2012 IBM Corporation Perfect Hashing and CNF Encodings of Cardinality Constraints Yael Ben-Haim Alexander Ivrii Oded Margalit Arie Matsliah SAT 2012.
Overview: Fault Diagnosis
Software Verification and Validation
Software Verification and Validation
A Trusted Safety Verifier for Process Controller Code
CSC-682 Advanced Computer Security
Software Verification and Validation
Presentation transcript:

Sparse Coding for Specification Mining and Error Localization Runtime Verification September 26, 2012 Wenchao Li, Sanjit A. Seshia University of California - Berkeley

Runtime Verification 2012 Assertion-Based Verification 2 Problem: assertions are created manually Simulator Assertions Coverage Tests Circuit/Program Generate stimulus to patch coverage holes Find bugs with assertions “…typically 20% of specifications pass vacuously during the first formal verification runs of a new hardware design…” [IBM Haifa]

Runtime Verification 2012 Error Localization 3 Fatal Error Where? Challenges: Limited observability Long error detection latency Transient and hard-to-reproduce bugs Idea: assertions can provide local observability and correctness checks

Runtime Verification 2012 Related Work Specification Mining: –Programs: single-state invariants, pre-/post-conditions, automata learning, alternating patterns –Circuits: fixed-delay pairs, temporal logic patterns –Require templates Error Localization: –Programs: model checking, predicates –Circuits: instruction footprints, SAT-based, mined assertion-based –Require system model and good observability –Require templates 4 Our technique is template-free and does not require having the system model

Runtime Verification 2012 What can you tell by just observing a trace? Obj1.m1() Obj1.m2() Obj1.m1() Obj2.m1() Cloud  Hardware trace  Program trace  Human interaction/behavior  Sensor network  Distributed system

Runtime Verification 2012 A Sparse Coding Approach 6  0.8 * * * x  0.8 *   *   *   Key idea: Express each subtrace as a Boolean combination of a few “basis subtraces”– a (sparsity- constrained) Boolean matrix factorization problem Sparsity helps to uncover latent structure of the data

Runtime Verification 2012 Contributions and Outline A new formalism for discovering structure in a trace A definition of the sparsity-constrained Boolean matrix factorization problem and an algorithm for solving it Applications to specification mining and error localization –Does not rely on redefined templates –Simultaneous perform error localization and explanation Outline:  Problem formulation  Algorithm  Error localization and explanation  Results 7

Runtime Verification 2012 Problem Formulation = ○ basis coefficient Multiplication as “AND” Addition as “OR” columns are sparse Subtrace

Runtime Verification 2012 Sparsity-Constrained Boolean Factorization 9 C = 2

Runtime Verification 2012 Algorithm Idea Observe that the data matrix X can be viewed as the adjacency matrix for a bipartitie graph. Idea: factorization → biclique cover (biclique ↔ basis subtrace) 10 v u

Runtime Verification 2012 Algorithm Overview Incrementally generate maximal bicliques –Consensus-based algorithm –Extend to a maximal biclique Keep track of closeness to sparsity constraint Heuristically optimize for basis sharing 11 B C D A C E A C DA E C DA E C DA E

Runtime Verification 2012 Y Z X G C D A E F B Algorithm Overview Step 1: start with the set of v-rooted star bicliques Step 2: Pick two stars and form a consensus Step 3: Extend the consensus to a maximal biclique Step 4: Add the biclique to the cover if possible Step 5: update sparsity constraint at the covered nodes 12 B C DAA C E C DA E … C D A E F C D A E F

Runtime Verification 2012 An Arbiter Example 13 A 2-input 2-output arbiter with round-robin scheme p0p …… p1p …… q0q …… q1q …… Sample mined assertions (basis subtrace): Number of subtraces 01 10

Runtime Verification 2012 Error Localization and Explanation …… …… …… ……

Runtime Verification 2012 All subtraces Example Illustration Error localization and explanation (arbiter example): Error traceError subtraceError explanation Alternative error Explanation Space spanned by the learned basis Correct subtraces Error

Runtime Verification 2012 Experimental Results Chip Multiprocessor Router: –Observe 14 control signals –Subtrace width of 2 cycles –Learn the basis from a single error- free trace of 1000 cycles: seconds to obtain 189 basis subtraces from 93 distinct subtraces 16 Error Localization: –Inject a single bit flip at a random cycle for each of 99 error traces –Localize the error to the subtrace (out of 999) where it was injected Comparisons: –Baseline approach (1): hash all distinct subtraces – report error even before an error is injected for the 99 traces –Baseline approach (2): use unit basis – 0% localization –Sparse Coding: 55.6% localization A CMP Router in a NoC

Runtime Verification 2012 Conclusion A template-free assertion miner that can explore embedded patterns in digital circuit traces Effective assertion-mining based error localization and explanation Potential applications to other domains, e.g. programs or distributed systems 17 THANK YOU