Visualization of Parallel Programming A Tool for Understanding Message Passing in Parallel Systems Andrew Schwartz ‘13 Computer Science Union College Advisor:

Slides:



Advertisements
Similar presentations
10 september 2002 A.Broersen Developing a Virtual Piano Playing Environment By combining distributed functionality among independent Agents.
Advertisements

A Workflow Engine with Multi-Level Parallelism Supports Qifeng Huang and Yan Huang School of Computer Science Cardiff University
Parallel Processing & Parallel Algorithm May 8, 2003 B4 Yuuki Horita.
Jan 28, 2004Blackfin Compute Unit REV B A comparison of DSP Architectures BlackFin ADSP-BFXXX Compute Unit Based on a ENEL white paper prepared by.
8255 – PROGRAMMABLE PARALLEL
Introduction to MIMD architectures
1 ALUs. 2 Topics: ALU Overview - core of the integer datapath - 2 operands, 32-bits wide, plus control signals Exercise: A simple multiplier.
CS 584. A Parallel Programming Model We need abstractions to make it simple. The programming model needs to fit our parallel machine model. Abstractions.
HiMax: Characterization of the CogniMem Device EE x96 Preliminary Design Review Advisor: Tep Dobry Sub Advisor: Neil Scott Members: Raymundo Flores EE.
Welco me. Bart’s Operating System Structure B.Visscher Aug 2001.
An Introduction to Parallel Computing Dr. David Cronk Innovative Computing Lab University of Tennessee Distribution A: Approved for public release; distribution.
1 CS150 Introduction to Computer Science 1 Relational Operators and the If Statement 9/22/08.
Lecture 8 Shelving in Superscalar Processors (Part 1)
Algorithms in a Multiprocessor Environment Kevin Frandsen ENCM 515.
Parallel OLAP Andrew Rau-Chaplin Faculty of Computer Science Dalhousie University Joint Work with F. Dehne T. Eavis S. Hambrusch.
KUAS.EE Parallel Computing at a Glance. KUAS.EE History Parallel Computing.
Ross Brennan On the Introduction of Reconfigurable Hardware into Computer Architecture Education Ross Brennan
MARCH 27, Meeting Agenda  Prototype 1 Design Goals  Prototype 1 Demo  Framework Overview  Prototype 2 Design Goals  Timeline Moving Forward.
S-27 / Basics of the Project Schedule / AIA Convention 1998 / 1 S-27 Designing the Project Schedule Phillip G. Bernstein, AIA Cesar Pelli & Associates.
Microcontroller Presented by Hasnain Heickal (07), Sabbir Ahmed(08) and Zakia Afroze Abedin(19)
GU Junli SUN Yihe 1.  Introduction & Related work  Parallel encoder implementation  Test results and Analysis  Conclusions 2.
Copyright © 2007 Pearson Education, Inc. Publishing as Pearson Addison-Wesley Slide 1- 1 Overview 1.1 Computer Systems 1.2 Programming and Problem Solving.
Clever Framework Name That Doesn’t Violate Copyright Laws MARCH 27, 2015.
Emergency Vehicle Detector for Use in Consumer’s Motor Vehicle Georgia Institute of Technology School of Electrical and Computer Engineering ECE 4007.
Introduction to Computing Muhammad Saeed. Topics Course Description Overview of Areas Contact Information.
A Web Laboratory for Visual Interactive Simulation of Epitaxial Growth Feng Liu University of Utah Recently, we have developed a prototype of web laboratory.
Distributed System Concepts and Architectures Services
Part 3.  What are the general types of parallelism that we already discussed?
Microsoft Project Reporting with Reporting Services.
Unicenter NSM Repository Bridge 3.1 -> r11. © 2005 Computer Associates International, Inc. (CA). All trademarks, trade names, services marks and logos.
Thinking in Parallel – Implementing In Code New Mexico Supercomputing Challenge in partnership with Intel Corp. and NM EPSCoR.
A l a p a g o s : a generic distributed parallel genetic algorithm development platform Nicolas Kruchten 4 th year Engineering Science (Infrastructure.
11/10/2016CS150 Introduction to Computer Science 1 Last Time  We covered “for” loops.
ICC Module 3 Lesson 1 – Computer Architecture 1 / 12 © 2015 Ph. Janson Information, Computing & Communication Computer Architecture Clip 5 – Memory Circuits.
ICC Module 3 Lesson 1 – Computer Architecture 1 / 13 © 2015 Ph. Janson Information, Computing & Communication Computer Architecture Clip 2 – Von Neumann.
ICC Module 3 Lesson 1 – Computer Architecture 1 / 6 © 2015 Ph. Janson Information, Computing & Communication Computer Architecture Clip 3 – Instruction.
Introduction to Computers Section 4B. home Central Processing Unit The computer’s primary processing hardware, which interprets and executes program instructions.
ICC Module 3 Lesson 1 – Computer Architecture 1 / 11 © 2015 Ph. Janson Information, Computing & Communication Module 3 : Systems.
HiMax: Characterization of the CogniMem Device EE x96 Final Presentation Project Advisor: Neil Scott Faculty Advisor: Tep Dobry Members: Raymundo Flores.
Introduction to Intel IA-32 and IA-64 Instruction Set Architectures.
A Low-Area Interconnect Architecture for Chip Multiprocessors Zhiyi Yu and Bevan Baas VLSI Computation Lab ECE Department, UC Davis.
CS-EE 481 Spring Founder’s Day, 2004 University of Portland School of Engineering Oregon Chub Beowulf Cluster Authors A.J. Supinski Billy Sword Advisor.
NA-MIC National Alliance for Medical Image Computing Core 1b – Engineering Introduction Will Schroeder Kitware, Inc.
Software Architecture Exercise 3 System Architecture © Ingo Arnold Department Computer Science University of Basel Introduction.
VIRTUAL NETWORK PIPELINE PROCESSOR Design and Implementation Department of Communication System Engineering Presented by: Mark Yufit Rami Siadous.
© The Visual Classroom 3.7 Transformation of Functions Given y = f(x), we will investigate the function y = af [k(x – p)] + q for different values of a,
PERFORMANCE OF THE OPENMP AND MPI IMPLEMENTATIONS ON ULTRASPARC SYSTEM Abstract Programmers and developers interested in utilizing parallel programming.
Zachary Starr Dept. of Computer Science, University of Missouri, Columbia, MO 65211, USA Digital Image Processing Final Project Dec 11 th /16 th, 2014.
Parallel OpenFOAM CFD Performance Studies Student: Adi Farshteindiker Advisors: Dr. Guy Tel-Zur,Prof. Shlomi Dolev The Department of Computer Science Faculty.
Introduction to Systems Analysis and Design
Multiplication
High Performance Computing on an IBM Cell Processor --- Bioinformatics
INTRODUCTION TO PLC.
Multiplication
Introduction to Computers
Core i7 micro-processor
Towards OPEN SUNY: A Novel On-line Learning Approach for Electrical and Computer Engineering and Engineering Technology Students By Dr. Mohammed Abdallah.
Towards OPEN SUNY: A Novel On-line Learning Approach for Electrical and Computer Engineering and Engineering Technology Students By Dr. Mohammed Abdallah.
Introduction to Computers
Introduction to Multiprocessors
Object-Oriented and Classical Software Engineering Fifth Edition, WCB/McGraw-Hill, 2002 Stephen R. Schach
1 Introduction to Algebra: Integers.
CONTINUITY AND ONE-SIDED LIMITS
Principles of Computing – UFCFA Lecture-2
Operation System Program 2
By Prof .A. ARPUTHARAJ Department of Electronics St. Josephs college
<insert title> < presenter name >
Project Title This is a sample poster layout -
CONTINUITY AND ONE-SIDED LIMITS
Petri Nets Laurie Frazier.
Presentation transcript:

Visualization of Parallel Programming A Tool for Understanding Message Passing in Parallel Systems Andrew Schwartz ‘13 Computer Science Union College Advisor: Professor Barr

Introduction Intel® Quad Core Processor“Supercomputer”

1 Sum (Single Processor) Sum first 100 integers Input Processor x=5050 Output x=1 x=x+2 x=x+3 … x=x additions

1 Sum (5 Processors) Input x total =5050 Output x 1 = 210 x 2 = 610 x 4 = 1410 x 3 = 1010 x 5 = 1810 x total = x 1 +x 2 x total = x total +x 3 x total = x total +x 4 x total = x total +x additions First step parallelized

Timeline Analysis Single processor Time (100 additions = 100 time steps) P Five processors Time (104 additions, but ~24 time steps P P5

Architecture Diagrams Courtesy: Florida State University NUMA Architecture goparallel.sourceforge.ne

Topologies and Principles

Background Options limited Needs more information! NEXT!

Background “Installation a nightmare” Dozens of views and diagrams OVERKILL MPICL/ParaGraph Overview

???

Implementation

Data Analysis

Side by Side

Demo

Future Work Core design challenges met QoL functionality still left to be implemented before release Extensible project design -> new functions can be modeled with new algos Port to UNIX via Mono Initial results promising but need to test in the classroom