Flobber Space Constraints: Resolution Options James Mott, Eric Hazen, Dan Gastler Tracker Meeting 08/20/15.

Slides:



Advertisements
Similar presentations
Use of COTS Drop-in Replacement Designs to Solve Obsolescence of Electronic Components in Military Systems Willow Ridge Loop Orlando, FL
Advertisements

TPC Proposal for the 35 Ton Liquid Argon Test Abstract We propose to equip the 35 ton cryostat with one APA and two CPA’s, and all the necessary equipment.
G.Barber: Mice Tracker Meeting New York1 Plans for Sci-Fi Prototyping. Contents:- Mechanical Layout of Sci-Fi Design of the Fibre Optic Connectors.
Status of the LAV electronics G. Corradi, C. Paglia, D. Tagnani F. Gonnella, M. Raggi INFN LNF F. Gonnella, M. Raggi INFN LNF Photon Veto WG CERN 13/12/2011.
“Working Surface Pairs & Channel and Support Structures”
Inventor Or How to build things.
Here’s a partial schematic we’ll use to illustrate the advantage of a ground plane. The idea is that an output pin on the microprocessor is driving an.
Dec 11, 2001E. Hazen -- ATLAS Muon Electronics1 ATLAS MDT Electronics On-Chamber CSM Adapter Proposed Features: –Mounts on CSM Motherboard just like the.
Endcap Muon meeting: UC Davis, Feb , 2005 J. Hauser UCLA 1 TMB and RAT Status Report Outline: Current status of TMB and RAT boards Noise measurements.
HCAL-Fermilab7 Feb 2003Hazen / Machado HF Electronics PMT Readout Update E. Hazen, J. Rohlf, E. Machado Boston University.
LarTPC Electronics Meeting Current Work at MSU Fermilab Dan Edmunds 23-February-2010.
6 Mar 2002Readout electronics1 CALICE: Status report Paul Dauncey, Imperial College for Birmingham, Cambridge Manchester, UCL Outline: CALICE and the ECAL.
Mauro Raggi Status report on the new charged hodoscope for P326 Mauro Raggi for the HODO working group Perugia – Firenze 07/09/2005.
Drew and Bob’s Draft #1 Mechanical: sbc sits inside of 9u card, If SBC is 1 slot, the whole beta system is 1 slot SBC 9u PMC fpga fifos Basic design ideas:
VELO upgrade electronics – HYBRIDS Tony Smith University of Liverpool.
The printed circuit board (PCB) design
IDE Interface. Objectives In this chapter, you will -Learn about each of the ATA standards (ATA-1 through ATA-6) used in PCs -Identify the ATA connector.
How to Lay-up of Multiple Images on a Single Page.
Basic LAN techniques IN common with all other computer based systems networks require both HARDWARE and SOFTWARE to function. Networks are often explained.
FE-I4a Single Chip Card issues V. Tyzhnevyi HEP group, University of Manchester.
1 E906 Pre-Amplifier Card 2009/10/07. 2 E906 Wire Chambers Station1 MWPC: –build a new E906 MWPC. –4500 channels in total. Station2 DC: –recycle old E866.
MathAmigo  Your Helping Hand. Why Use a Plan You can organize activities in two ways –Activity by Activity –By a Teaching Plan The advantage of the teaching.
G.Barber: Mice-International Meeting Plans for Sci-Fi Prototyping. Contents:- Mechanical Layout of Sci-Fi Design of the Fibre Optic Connectors.
AIDA 1 Mezzanine board Contacts for underside connectors Thermal contact pads.
CMS ECAL End Cap Meeting CERN 18 Oct to 22 Oct ECAL End Cap High Voltage and Fibre Optic Monitoring Systems Progress. Progress on High Voltage and.
TCSP Presentation #3 Team 14 SPOT DASH. Schematics 3 Pages 3 Pages Page 1: Buttons, LEDs, sensors related circuits Page 1: Buttons, LEDs, sensors related.
1 4 PCB: LEFT TOP 115 channels, LEFT BOTTOM (115), RIGHT TOP (106), RIGHT BOTTOM (106). For LEFT TOP board 115 channels we have: 115 smd connectors (AMP.
An Idea of Next Sci-ECAL Prototype for FNAL Beamtest Feb Sci-ECAL meeting S. Uozumi (Kobe)
G.Barber: Sci-Fi Mechanical Design - Tracker Meeting Cern 29 March Latest thoughts on Mechanical Design Contents:- Revised Fibre Pitch Fibre Optic.
1 03/21/2006 GLAST CU Beam Test Workshop Scanning Table.
UNLOCKING SUCCESS BY DHRUV S. Invent-It Challenge.
Peter LICHARD CERN (NA62)1 NA62 Straw tracker electronics Study of different readout schemes Readout electronics frontend backend Plans.
V. Bobillier1 Cable installation status.
Preparation for production phase Web – New web with HV pigtail qualified (?) – Installed on 2 views in Technical run Very little effect on noise; detector.
Upgrade PO M. Tyndel, MIWG Review plans p1 Nov 1 st, CERN Module integration Review – Decision process  Information will be gathered for each concept.
The printed circuit board (PCB) design §PCB design is part of the design process of a product in electronics industry. §PCB is a piece of insulating plastic.
Ron Sidwell 1 L0 Datapath Ron Sidwell, Noel Stanton, Russ Taylor The Kansas State University.
HV Cable and Snout Conflict: Problem and Possible Fix James Mott g-2 Tracker Meeting 02/25/16.
Electronics for CEDAR Cristina Lazzeroni, Marian Krivda, Richard Staley, Xen Serghi, Karim Massri University of Birmingham, UK 3/5/
Comments on Engineering talk by A. Catinaccio at Inner Tracker Engineering Meeting CERN ) Fixed length barrel layout drawing by C. Bault (Strawman.
G.Barber: Summary of Mice Fibre Tracker Meeting FermiLab 8-12 March Developments during Tracker workshop Contents:- Revised Fibre Pitch Fibre Optic.
Cloudland Instruments Hawkeye Electronics Snapshot March 10th, 2016.
PandaX 实验中的电子学概述 郭国栋 Outline Introduction Original scheme Improved scheme PMT base design in PandaX I and PandaX II Decoupler design in.
9 Sep 2008Paul Dauncey1 Tracking software status Paul Dauncey.
Series of Paragraphs Expressing an Opinion OSSLT Prep.
Central Tracker Cabling and Mechanics Paola Gianotti26/4/111.
KHARKOV TEAM ACTIVITIES FOR CBM WITHIN THE STCU PROJECT P602 1 Representatives: Prof. Slava Borshchov.
Enhancement Presentation Carlos Abellan Barcelona September, 9th 2009.
10/28/09E. Hazen FNAL Workshop1 HCAL DAQ / Timing / Controls Module Eric Hazen, Shouxiang Wu Boston University.
Version 0.1 TPAC Irradiation board Upgrade 2/06/2010.
Mauro Citterio - Mi meeting
OTMB Development and Upgrade Plan for LS2
Baby-MIND Modules & Services
STRAW TRACKER SYSTEM CAD STATUS :
Status on INTT bus extender R&D
PID meeting SNATS to SCATS New front end design
- STT LAYOUT - SECTOR F SECTOR A SECTOR B SECTOR E SECTOR D SECTOR C
Mini-drawers, FE-ASIC , Integrator
HPS Motherboard Electronic Design
IFR detector mechanics
(A) (B) - CENTRAL SUPPORT FRAME - INFN-LNF - SPAS 1
First of all we will remind some numbers:
XT Mechanical & Electrical Link Modules Derek Strittmatter July 2017
ProLine & ProLine+.
Presented by: ANDREW COOK, Chief Engineer, CEO
Mastering Autodesk Revit MEP 2016
First thoughts on DIF functionality

Chapter 5 Input/Output Tanenbaum, Modern Operating Systems 3 e, (c) 2008 Prentice-Hall, Inc. All rights reserved
Presentation transcript:

Flobber Space Constraints: Resolution Options James Mott, Eric Hazen, Dan Gastler Tracker Meeting 08/20/15

2 Introduction Last week I outlined some space conflicts with the boards inside the flobber We’ve now thought about this a bit more and made a rough attempt to cost two different options for fixing these conflicts: 1.Enlarging the flobber, and re-working the feedthrough board to increase the space between boards 2.Changing the design of the TDC and TDC motherboards to remove the problematic connector

3 Option 1: Feedthrough Board – General Idea Increase snout & flobber height Increase board-to-board spacing

4 Option 1: Feedthrough Board – Inner Traces 8 layer design is fairly complicated Comparatively easy to increase this distance We’re not confident that we can do this without starting again with routing after moving connectors

5 Option 1: Feedthrough Board – Cost FNAL to say how big flobber can get ~ 1 d, $? Re-design board at BU ~ 3.5 d, $1.2k Prototype new feedthrough board ~ 2d, $1.4k Re-design flobber at UCL ~ 1.5 d?, $? Re-design snout at Liverpool ~ 1 d?, $? (already reqd.) Prototype new mechanical connections ~ 3 d? $? Totals: 10 – 12 person-days? $2.6k + $?

6 Remove programming connector, which is causing conflict. Also remove two more TDC board connectors. Enlarge connector to match one on ASDQ to accommodate extra signals (may not be necessary). This removes need for separate cables which are currently a pain. Requires much easier changes to TDC motherboard and TDC board than feedthrough option. Option 2: TDC Board – General Idea Two of these would also be removed - inserting/removing the boards much easier

7 Option 2: TDC Board – Cost Re-design TDC mother board at BU ~ 1.5 d, $0.5k Re-design TDC board (Newgrange electronics) ~ 1 d, $0.7k Prototype new TDC board & motherboard ~ 2d, $3.2k Savings on cables and connectors (200 TDC boards) ~ $-3.5k Totals: 3.5 person-days; $0.9k N.B. times here do not mean we could order prototype in 4 days! We need to finish testing electronics for test beam fall-out first, but that’s the same in both options.

8 Conflict Resolution Preference We favour option 2 – it’s easier for us and saves a lot of effort in re-coordinating the interface between BU, Liverpool & UCL. Removing all the cables is a great advantage. The money it saves us offsets the cost of two prototypes and it also removes a lot of hassle we had in assembly (they often un-plug or lose their connection). If we also remove the connectors at the back of the motherboard we can add a hole to use a tool to remove the boards.