COEN 7501 Grading Scheme ► Exam: 40% ► Project: 60%

Slides:



Advertisements
Similar presentations
Copyright 2000 Cadence Design Systems. Permission is granted to reproduce without modification. Introduction An overview of formal methods for hardware.
Advertisements

2.2 Vertical and Horizontal Shifts of Graphs
Syllabus Instructor: Dr. Wesam Ashour
ECE Synthesis & Verification - Lecture 2 1 ECE 667 Spring 2011 ECE 667 Spring 2011 Synthesis and Verification of Digital Circuits High-Level (Architectural)
Give qualifications of instructors: DAP
Physics 102 Essentials of Physics. Instructor: Dr. Shaukat Goderya Office: Science 213 B Office Hours: M, T, and W, 1-2, or by appointment Lecture: MW.
Verification of Hybrid Systems An Assessment of Current Techniques Holly Bowen.
Combining Symbolic Simulation and Interval Arithmetic for the Verification of AMS Designs Mohamed Zaki, Ghiath Al Sammane, Sofiene Tahar, Guy Bois FMCAD'07.
URL: by Wishnu Prasetya Course on Program Verification 2014/2015.
CS 151 Digital Systems Design Lecture 37 Register Transfer Level
*Don’t forget to sign in!* Sketch/Illustrate 2/3.
Spring 07, Feb 6 ELEC 7770: Advanced VLSI Design (Agrawal) 1 ELEC 7770 Advanced VLSI Design Spring 2007 Verification Vishwani D. Agrawal James J. Danaher.
4/25/2008EECS150 Lab Lecture #81 Final Report Specifications EECS150 Spring 2008 – Lab Lecture #8 Ken Elkabany.
Spring 08, Jan 15 ELEC 7770: Advanced VLSI Design (Agrawal) 1 ELEC 7770 Advanced VLSI Design Spring 2007 Introduction Vishwani D. Agrawal James J. Danaher.
COMS W1004 Introduction to Computer Science June 25, 2008.
Spring 07, Jan 16 ELEC 7770: Advanced VLSI Design (Agrawal) 1 ELEC 7770 Advanced VLSI Design Spring 2007 Introduction Vishwani D. Agrawal James J. Danaher.
ECE Synthesis & Verification1 ECE 667 Spring 2011 Synthesis and Verification of Digital Systems Verification Introduction.
Progress Report Nizar R. Mabroukeh
7/3/2015B.Ramamurthy1 Final Exam Review CSE 241 B.Ramamurthy.
Modern Optics Lab Modern Optics Lab Introductory Meeting.
ECE 232 L1 Intro.1 Adapted from Patterson 97 ©UCBCopyright 1998 Morgan Kaufmann Publishers ECE 232 Hardware Organization and Design Lecture 1 Introduction.
ECS15: Introduction to Computers Fall 2013 Patrice Koehl
Hardware Verification Group: Introduction Prof. Sofiene Tahar Prof. Sofiene Tahar Department of Electrical and Computer Engineering Concordia University.
Lecture 0 Digital Electronics Fundamentals Computer Architecture and System Software There are 10 kinds of people in this world – those who understand.
Using Mathematica for modeling, simulation and property checking of hardware systems Ghiath AL SAMMANE VDS group : Verification & Modeling of Digital systems.
CS6501 Information Retrieval Course Policy Hongning Wang
EECE 310 Software Engineering Lecture 0: Course Orientation.
Introduction ENGIN 341 – Advanced Digital Design
ENG3050 Embedded Reconfigurable Computing Systems General Information Handout Winter 2015, January 5 th.
CPSC 321 Introduction to Logic Circuit Design Mihaela Ulieru (‘Dr. M’)
40551 Logic Synthesis Optimization Dr. Yaser M. Agami Khalifa Fall 2004 Lecture # 1.
Section 10: Advanced Topics 1 M. Balakrishnan Dept. of Comp. Sci. & Engg. I.I.T. Delhi.
TO THE COURSE ON DIGITAL DESIGN FOR INSTRUMENTATION TO THE COURSE ON DIGITAL DESIGN FOR INSTRUMENTATION.
Teaching Functional Verification – Course Organization Design Automation Conference Sunday, June 9, 2002.
ECE 449: Computer Design Lab Coordinator: Kris Gaj TAs: Tuesday session: Pawel Chodowiec Thursday session: Nghi Nguyen.
ELEC692/04 course_des 1 ELEC 692 Special Topic VLSI Signal Processing Architecture Fall 2004 Chi-ying Tsui Department of Electrical and Electronic Engineering.
Procedures for managing workflow components Workflow components: A workflow can usually be described using formal or informal flow diagramming techniques,
COEN 7501 Grading Scheme ► 2 Tests: 60% ► Project: 40%
Course Information Andy Wang Operating Systems COP 4610 / CGS 5765.
Welcome to the ECE 449 Computer Design Lab Spring 2005.
CPSC 121: Models of Computation Unit 0 Introduction George Tsiknis Based on slides by Patrice Belleville and Steve Wolfman.
Econ 110 Principles of Microeconomics Welcome!. Dr. Anwar Al-Shriaan Economics Department Office hours: Monday and Wednesday 10:00 – 10:50 am and by appt.
CSC 450/550 Part 1: Introduction. CSC 450/550 Summary (1)Contact information (2)Course objective and topics (3)Course evaluation (4)* The layering principle.
ICS 216 Embedded Systems Validation and Test Instructor: Professor Ian G. Harris Department of Computer Science University of California Irvine.
Course Overview for Compilers J. H. Wang Sep. 14, 2015.
Verification & Validation By: Amir Masoud Gharehbaghi
1 IAF0620, 5.0 AP, Exam Jaan Raik ICT-524, , Digital systems verification.
CEC 220 Digital Circuit Design Wednesday, January 7 CEC 220 Digital Circuit Design Slide 1 of 12.
Properties Incompleteness Evaluation by Functional Verification IEEE TRANSACTIONS ON COMPUTERS, VOL. 56, NO. 4, APRIL
Course Overview for Compilers J. H. Wang Sep. 20, 2011.
Lecture 1: Introduction – Graduation Projects Topics to Discuss in Lectures 1. Project Deliverables 2. Course grading 3. Project Concept Writing.
CDA 4253 FPGA System Design Hao Zheng Dept of Comp Sci & Eng USF.
CEC 220 Digital Circuit Design Monday, August 24 CEC 220 Digital Circuit Design Slide 1 of 13.
Winter 2016CISC101 - Prof. McLeod1 CISC101 Elements of Computing Science I Course Web Site: The lecture outlines.
Teaching Functional Verification – Course Organization Design Automation Conference Sunday, June 9, 2002.
Mgt 540 Intro 1 Mgt 540 Research Methods. Mgt 540 Intro 2 Introduction Emeric Solymossy –Pronounced “Shoi-moshi” “Dr. E ” Availability / Accessibility.
Information Technology IMS5024 Information Systems Modelling Review of topics.
URL: by Wishnu Prasetya Course on Program Verification 2015/2016.
COEN 6741 Grading Scheme ► Test#1: 30% ► Test#2: 30% ► Project: 40%
SL E NGLISH C OURSE. C&B I NSTITUTE C OMMUNICATIVE E NGLISH I NTERMEDIATE LEVEL.
CENG 424-Logic for CS Introduction Based on the Lecture Notes of Konstantin Korovin, Valentin Goranko, Russel and Norvig, and Michael Genesereth.
VLSI Testing Lecture 5: Logic Simulation
Course on Program Verification 2017/2018
Logic and Computer Design Fundamentals
T Computer Architecture, Autumn 2005
Andy Wang Operating Systems COP 4610 / CGS 5765
Logic: tool-based modeling and reasoning
ECE 545 Remaining Tasks.
Digital Designs – What does it take
Final Exam Review CSE 241 B.Ramamurthy 8/4/2019 B.Ramamurthy.
Presentation transcript:

COEN 7501 Grading Scheme ► Exam: 40% ► Project: 60%

COEN 7501 Grading Scheme ► Exam: 40% ► Project: 60%

COEN 7501: Project Grading Scheme ► Project (60%)  60% Project Report  20% Project Presentation  10% Participation (Peer Evaluation Form)  10% Project Demo (TA’s Evaluation)

COEN 7501: Project Grading Scheme ► Project (60%)  60% Project Report  20% Project Presentation  10% Participation (Peer Evaluation Form)  10% Project Demo (TA’s Evaluation)

COEN 7501: Project Report   max. 20 pages (w/o code) Description of system behavior and function using state machines, block diagrams or circuit structures RTL synthesis using Synposys Design Compiler RTL-gate level Equivalence Checking Gate-gate level Equivalence Checking (bug hunting) Description of Verification process in Synopsys Formality/Cadence Conformal Analysis of verification results Conclusions (Comments and Challenges)

COEN 7501: Project Grading Scheme ► Project (40%)  60% Project Report  20% Project Presentation  10% Participation (Peer Evaluation Form)  10% Project Demo (TA’s Evaluation)

COEN 7501: Project Presentation   20 min. Incl. Q&A (by TWO GROUPS!) System behavior and function RTL Synthesis Equivalence Checking (RTL-gate/gate-gate) Verification process Analysis of results Comparison Conformal vs. Formality Conclusions (Comments and Challenges) Presentation Skills Answering Questions

COEN 7501: Project Grading Scheme ► Project (40%)  60% Project Report  20% Project Presentation  10% Participation (Peer Evaluation Form)  10% Project Demo (TA’s Evaluation)

COEN 7501: Project Grading Scheme ► Project (40%)  60% Project Report  20% Project Presentation  10% Participation (Peer Evaluation Form)  10% Project Demo (TA)  0% Confirmation of Originality (mandatory!)

COEN 7501: Project Deadlines ► Project Reports:  Monday June 7, before 5pm!  Mailbox of Dr. Tahar or ECE Dept. Secretary in EV ► Project Presentations:  Wednesday June 9 at 6.30pm!  Classroom: H-401

COEN 7501: Exam  Wednesday June 16 at 6.30pm!  Classroom: H-401  Extra Office Hours ► Tuesday June pm  Topics …

COEN 7501: Exam Topics ► Introduction  VLSI Design Flow  What’s verification  Verification Challenges  Types of Verification  Formal Verification (Techniques, Tools, Limitations, etc.) ► Equivalence Checking  Combinational Equivalence Checking (Principles, Tools)  Propositional Resolution, Stalmark Procedure, ROBDDS  Sequential Equivalence Checking (Principles, Re. Anal.)  Case Study (ATM Switch) ► Material allowed: Only Calculators (closed book!)

COEN 7501: Exam Topics ► Model Checking  Temporal Logics (LTL, CTL)  Properties Specification  Model Checking Algorithm  Symbolic Model Checking  Case Study (ATM Switch) ► Theorem Proving  First and Higher-order Logics  HOL Theorem Prover  Hardware Modeling in HOL  Hardware Verification in HOL  Case Study (RISC Processor) ► Material allowed: Only Calculators (closed book!)

COEN 7501: Exam Topics ► Introduction  VLSI Design Flow  What’s verification  Verification Challenges  Types of Verification  Formal Verification (Techniques, Tools, Limitations, etc.) ► Equivalence Checking  Combinational Equivalence Checking (Principles, Tools)  Propositional Resolution, Stalmark Procedure, ROBDDS  Sequential Equivalence Checking (Principles, Re. Anal.)  Case Study (TSwitch) ► Material allowed: Only Calculators (closed book!)

COEN 7501: Exam Topics ► Introduction  VLSI Design Flow  What’s verification  Verification Challenges  Types of Verification  Formal Verification (Techniques, Tools, Limitations, etc.) ► Equivalence Checking  Combinational Equivalence Checking (Principles, Tools)  Propositional Resolution, Stalmark Procedure, ROBDDS  Sequential Equivalence Checking (Principles, Re. Anal.)  Case Study (ATM Switch) ► Material allowed: Only Calculators (closed book!)

COEN 7501: Exam Topics ► Model Checking  Temporal Logics (LTL, CTL)  Properties Specification  Model Checking Algorithm  Symbolic Model Checking  Case Study (ATM Switch) ► Theorem Proving  First and Higher-order Logics  HOL Theorem Prover  Hardware Modeling in HOL  Hardware Verification in HOL  Case Study (RISC Processor) ► Material allowed: Only Calculators (closed book!)

COEN 7501: Exam Topics ► Model Checking  Temporal Logics (LTL, CTL)  Properties Specification  Model Checking Algorithm  Symbolic Model Checking  Case Study (ATM Switch) ► Theorem Proving  First and Higher-order Logics  HOL Theorem Prover  Hardware Modeling in HOL  Hardware Verification in HOL  Case Study (RISC Processor) ► Material allowed: Only Calculators (closed book!)

COEN 7501: Last Remark

Job Opportunities!

COEN 7501: Really Last Remark

COEN 7501: Really Last Remark! ► Teaching Evaluation Questionnaire: Don’t forget to do it > (Deadline Wednesday August 16!) (Deadline Wednesday August 16!)

COEN 7501: Really Last Remark! ► Teaching Evaluation Questionnaire: Don’t forget to do it on-line ASAP! … and now it’s time to go home! … and now it’s time to go home! Thank you & Good Luck Thank you & Good Luck