H.Z. Peek Nikhef Amsterdam Electronics- Technology VLVnT11 Erlangen12-14, October 2011 1 White Rabbit Sub-Nanosecond timing over Ethernet H.Z. Peek......

Slides:



Advertisements
Similar presentations
1 SPEC FPGA FMC-base CARD WR PTP core user core SFP time WHISBONE EtherBone time.
Advertisements

PeterJ Slide 1 Sep 4, B/10B Coding 64B/66B Coding 1.Transmission Systems 2.8B/10B Coding 3.64B/66B Coding 4.CIP Demonstrator Test Setup.
Central Research Institute of Electric Power Industry D2-01_24 Prototype and Evaluation of Communication Network for a WAMPAC System Based on International.
M. Kreider, T. Fleck WhiteRabbit 1 WhiteRabbit Timing System.
IED Time Synchronization John Levine, P.E. Levine Lectronics and Lectric.
7-1 Digital Serial Input/Output Two basic approaches  Synchronous shared common clock signal all devices synchronised with the shared clock signal data.
Time Synchronization Keystone 2 Devices.
ELI: Electronic Timing System (ETS) at Facility Level E L I – B L – – P R E – B.
© ZHAW Prof. Hans Weibel, Zurich University of Applied Sciences Synchronization over Ethernet Standard for a Precision Clock.
1 Physical Clocks need for time in distributed systems physical clocks and their problems synchronizing physical clocks u coordinated universal time (UTC)
SRS-DTC Links WG5 RD51 Miniweek Alfonso Tarazona Martínez, CERN PH-AID-DT.
Enhanced NTP IETF – TicToc BOF Greg Dowd – Jeremy Bennington –
Paolo Musico on behalf of KM3NeT collaboration The Central Logic Board for the KM3NeT detector: design and production Abstract The KM3NeT deep sea neutrino.
U niversity of S cience and T echnology of C hina Design for Distributed Scheme of WCDA Readout Electronics CAO Zhe University of Science and Technology.
Brierley 1 Module 4 Module 4 Introduction to LAN Switching.
P. Jansweijer Nikhef Amsterdam Electronics- Technology October 15, 20091VLVnT-09 Athens Measuring propagation delay over a coded serial communication channel.
G D Electronics Infrastructure for advanced LIGO LSC Meeting, Boston, July 25, 2007 Daniel Sigg, LIGO Hanford Observatory.
SODA: Synchronization Of Data Acquisition I.Konorov  Requirements  Architecture  System components  Performance  Conclusions and outlook PANDA FE-DAQ.
GPS based time synchronization of PC hardware Antti Gröhn
Intorduction to Lumentis
Leo Greiner IPHC meeting HFT PIXEL DAQ Prototype Testing.
MRF & Cosylab on timing system: integration support Joze Dedic the best people make cosylab … Head of Hardware.
Frank Lemke DPG Frühjahrstagung 2010 Time synchronization and measurements of a hierarchical DAQ network DPG Conference Bonn 2010 Session: HK 70.3 University.
High-Speed Serial Optical Link Test Bench Using FPGA with Embedded Transceivers Serial optical data transmission provides a solution to High Energy Physics.
Doc.: IEEE /1080r0 Submission September 2004 Todor Cooklev, SF State UniversitySlide 1 IEEE 1588 over b Afshaneh Pakdaman San Francisco.
May 29, 2013KM3NeT, CLBv2 Meeting Peter Jansweijer Mesfin Gebyehu Nikhef Amsterdam Electronics- Technology KM3NeT CLBv2 1.
September 11-12, 2013KM3NeT, CLBv2 Workshop Valencia Peter Jansweijer Nikhef Amsterdam Electronics- Technology Shore station brainstorm 1.
EPICS EPICS Collaboration Meeting Argonne National Laboratory drvTS improvements for soft timing EPICS Collaboration Meeting Argonne National Laboratory.
Kay Rehlich xTCA RT2012 MicroTCA.4 Timing Distribution and Power Supply Issues.
Unit 1 Lecture 4.
Precise measurement of physical link delay 802.1as, IEEE 802 plenary Lu Huang
Instrument Control System Seminar, 20 th -24 th October 2014 Time Synchronisation via Ethernet An introduction to IEEE 1588 Andreas Jost.
PeterJ Slide 1 Oct 14, 2008 Transfer exact timing using a coded data communication channel.
Research Unit for Integrated Sensor Systems and Oregano Systems Cern Timing Workshop 2008 Patrick Loschmidt, Georg Gaderer, and Nikolaus Kerö.
S.Anvar, V.Gautard, H.Le Provost, F.Louis, K.Menager, Y.Moudden, B.Vallage, E.Zonca, on behalf of the KM3NeT consortium 1 IRFU/SEDI-CEA Saclay F
AWAKE synchronization with SPS Andy Butterworth, Thomas Bohl (BE/RF) Thanks to: Urs Wehrle (BE/RF), Ioan Kozsar, Jean-Claude Bau (BE/CO)
Peter Jansweijer Nikhef Amsterdam Electronics- Technology September 14, 2012KM3NeT, CLBv2 Meeting via EVO KM3NeT CLBv2 1.
VCL-SE IEEE-1588v2 PTP Protected Synchronous Packet-Optical Transport Interface Presentation.
November 2014, Groningen/Dwingeloo, the Netherlands 3rd International VLBI Technology Workshop Peter Jansweijer Nikhef Amsterdam Electronics- Technology.
Instrument Control Systems Seminar 2014, 20 th -24 th October 2014 IEEE1588 with TwinCAT Mario Kiekebusch (On behalf everyone who took part on this work)
H.Z. Peek Nikhef Amsterdam Electronics- Technology KM3NeT General Assembly Meeting Catania, 20-23, February White Rabbit Sub-Nanosecond timing over.
Genova May 2013 Diego Real – David Calvo IFIC (CSIC – Universidad de Valencia) CLBv2 1.
March 27, 2013KM3NeT, CLBv2 Meeting Peter Jansweijer Mesfin Gebyehu Nikhef Amsterdam Electronics- Technology KM3NeT CLBv2 1.
Firmware and Software for the PPM DU S. Anvar, H. Le Provost, Y.Moudden, F. Louis, E.Zonca – CEA Saclay IRFU – Amsterdam/NIKHEF, 2011 March 30.
Trigger for MEG2: status and plans Donato Nicolo` Pisa (on behalf of the Trigger Group) Lepton Flavor Physics with Most Intense DC Muon Beam Fukuoka, 22.
May 8, 2013KM3NeT, CLBv2 Meeting Peter Jansweijer Mesfin Gebyehu Nikhef Amsterdam Electronics- Technology KM3NeT CLBv2 1.
July 31, 2013KM3NeT, CLBv2 Meeting Peter Jansweijer Mesfin Gebyehu Nikhef Amsterdam Electronics- Technology KM3NeT CLBv2 1.
DHH progress report Igor Konorov TUM, Physics Department, E18 DEPFET workshop, Bonn February 7-9, 2011 Outline:  Implementation synchronous clock distribution.
P. Jansweijer Nikhef Amsterdam Electronics- Technology Amsterdam July 5-6, 2010KM3NeT: General WPF/L meeting 1 Measuring time offset over a bidirectional.
End OF Column Circuits – Design Review
Pedro Moreira CERN BE-CO-HT
DAQ read out system Status Report
The Data Handling Hybrid
Improving IEEE 1588 synchronization accuracy in 1000BASE-T systems
Status on development of a White Rabbit Core
The White Rabbit MCH Javier Serrano on behalf of Tomasz Włostowski
Chapter 6 Input/Output Organization
Test Boards Design for LTDB
“FPGA shore station demonstrator for KM3NeT”
Creation of a reference design in standard mode
White Rabbit in KM3NeT Mieke Bouwhuis NIKHEF 9th White Rabbit Workshop
Sub-nanosecond Time Synchronization Mechanism for Radio Interferometer Array
The White Rabbit Fieldbus
The Control of Phase and Latency in the Xilinx Transceivers
8th White Rabbit Workshop
Synchronization over Ethernet
Commodity Flash ADC-FPGA Based Electronics for an
PTP SOLUTIONS: Using PTP as a backup to GPS
Measuring propagation delay over a coded serial communication channel using FPGAs P.P.M. Jansweijer, H.Z. Peek October 15, 2009 VLVnT-09 Athens.
Presentation transcript:

H.Z. Peek Nikhef Amsterdam Electronics- Technology VLVnT11 Erlangen12-14, October White Rabbit Sub-Nanosecond timing over Ethernet H.Z. Peek on behalf of the White Rabbit collaboration 1) Alice in Wonderland, Lewis Carroll (1865) “Oh dear! Oh dear! I shall be too late!” 1)

H.Z. Peek Nikhef Amsterdam Electronics- Technology VLVnT11 Erlangen12-14, October 2011 Outline 2 What is White Rabbit Network Building blocks Measurement results Applications Conclusion

H.Z. Peek Nikhef Amsterdam Electronics- Technology VLVnT11 Erlangen12-14, October What is White Rabbit Networking and timing Based on well-known technologies / standards Open Hardware and Open Software International collaboration Main features: Transparent, high-accuracy time distribution, Low-latency, deterministic data delivery, Designed for high reliability, Plug & play.

H.Z. Peek Nikhef Amsterdam Electronics- Technology VLVnT11 Erlangen12-14, October Timing over Ethernet Timing over Ethernet History 1985 NTP (RFC 1305) sub milli-second 2002 PTP (IEEE 1588) sub micro-second 2012 White Rabbit (?)sub nano-second

H.Z. Peek Nikhef Amsterdam Electronics- Technology VLVnT11 Erlangen12-14, October White Rabbit timing distribution Synchronization with sub-ns accuracy over fiber A combination of: Synchronous Ethernet (SyncE) syntonization Digital Dual-Mixer Time Difference (DDMTD) phase detection (  Precision Timing Protocol (PTP) synchronization

H.Z. Peek Nikhef Amsterdam Electronics- Technology VLVnT11 Erlangen12-14, October Timing distribution Averaging all clock edges “mean phase” Syntonization “The adjustment of two electronic circuits or devices in terms of frequency” Reference Clock Master SFP Slave Rx SFP Tx Rx SFP Slave Rx SFP Tx Rx   High Precision Low jitter High Precision Low jitter Ordinary serial data communication channels Ordinary serial data communication channels!

H.Z. Peek Nikhef Amsterdam Electronics- Technology VLVnT11 Erlangen12-14, October 2011 t offset 7  Ref Clk Cnt Master SFP Slave Rx Tx SFP Tx Rx PTP (IEEE1588)  Cnt t1t1 t 2 (= Cnt + SlaveBitSlide) Sync message Follow_Up Message (t 1 ) t 1 t 2 t 3 t 1 t 2 Delay_Req Message Delay_Response Message (t 4 ) t 4 t 3 t 1 t 2 t1t1 t2t2 Master Clock Time Slave Clock Time t3t3 t4t4 t 4 (= Cnt + MasterBitSlide +  ) =0 Data (Packets) Clock Time Stamp t2t2 t3t3 t4t4 t4t4 t1t1 t1t1 1.t 2 –t 1 =offset + MSdelay 2.t 4 –t 3 =-offset + SMdelay 3.MSdelay=SMdelay

H.Z. Peek Nikhef Amsterdam Electronics- Technology VLVnT11 Erlangen12-14, October White Rabbit network

H.Z. Peek Nikhef Amsterdam Electronics- Technology VLVnT11 Erlangen12-14, October White Rabbit Switch V2 Central element of White Rabbit network Fully custom design, designed from scratch 10 SFP ports (1000Base-LX) Capable of driving long distance Single Mode fiber

H.Z. Peek Nikhef Amsterdam Electronics- Technology VLVnT11 Erlangen12-14, October White Rabbit Node Simple PCIe FMC Carrier (SPEC) Currently available

H.Z. Peek Nikhef Amsterdam Electronics- Technology VLVnT11 Erlangen12-14, October White Rabbit Switch V3 2 uplink ports, 16 downlink ports Hardware just assembled. Hardware & Software currently being tested. Production expected Q

H.Z. Peek Nikhef Amsterdam Electronics- Technology VLVnT11 Erlangen12-14, October Measurement test setup Hot-air gun demo:

H.Z. Peek Nikhef Amsterdam Electronics- Technology VLVnT11 Erlangen12-14, October Measurement results

H.Z. Peek Nikhef Amsterdam Electronics- Technology VLVnT11 Erlangen12-14, October 2011 Digital to Time Converter (DTC) = Alarm Clock Time to Digital Converter (TDC) = Time stamping 14 Applications

H.Z. Peek Nikhef Amsterdam Electronics- Technology VLVnT11 Erlangen12-14, October 2011 White Rabbit enables measurement and control applications which are using distributed system technologies. Such applications may be spread over large distances. Data transmission delay changes are continuously measured and compensated. System timing of White Rabbit nodes are synchronized with high precision. 15 Conclusions

H.Z. Peek Nikhef Amsterdam Electronics- Technology VLVnT11 Erlangen12-14, October multi-laboratory, multi-company effort White Rabbit a multi-laboratory, multi-company effort Thank you Coming Soon!

H.Z. Peek Nikhef Amsterdam Electronics- Technology VLVnT11 Erlangen12-14, October

H.Z. Peek Nikhef Amsterdam Electronics- Technology VLVnT11 Erlangen12-14, October e offset between Master and Slave? How do we know the time offset between Master and Slave? Clock & Data coded into one stream DC-Balance Special code-groups / Word Alignment T offset = Total delay (Master>Slave>Master) / 2 Can we measure propagation delay using existing serial communication channels? Serial Communication Coding Properties:

H.Z. Peek Nikhef Amsterdam Electronics- Technology VLVnT11 Erlangen12-14, October 2011 Measure propagation delay using FPGA SerDes technology Start Lattice LFSCM25 SerDes Lattice SC PCI Expressx1 Evaluation Board Xilinx Virtex-5 SerDes Xilinx ML507 Board LEDs Stop 100 Km Fiber 19 Transmitter SFP Receiver SFP 1 3 Regenerate system clock at the receiver Using a barrel shifter for word alignment delay known with bit clock resolution System Clock x 20 System Clock

H.Z. Peek Nikhef Amsterdam Electronics- Technology VLVnT11 Erlangen12-14, October Master Slave Start Stop 10 Km fiber Stop Clock Loopback (DPLL) VCXO DAC Time offset measurement test setup Loopback the recovered clock with a Voltage Controled Xtal Oscillator

H.Z. Peek Nikhef Amsterdam Electronics- Technology VLVnT11 Erlangen12-14, October = = = 3 Resynchronization + Barrel shifting action RxRecClk BitSlide(4:0) Algorithm: Propagation Delay = “Start-Stop” Delay + “LED Value” * UI Start/Stop delay 31 Unit Interval (UI) Details :VLVnT09, October 15, 2009 in Athens Presentation: Paper:

H.Z. Peek Nikhef Amsterdam Electronics- Technology VLVnT11 Erlangen12-14, October  Reference Clk Fine time Count Coarse time Start Stop Master SFP Slave Rx Tx SFP RxUsrClk TxUsrClk RxUsrClk 1.# of system clocks 2.# bit clocks (i.e. barrel shifts) 3.Phase between Master node Tx and Rx clock t offset Tx Rx Measure time offset Bidirectional + Loopback the recovered clock 1.25 Gbps (IEEE BASE-X = Gigabit Ethernet) Time offset is determined by: For details please see Technical Report “ETR ”: Gpbs ps 20 x #bit clocks 800 ps

H.Z. Peek Nikhef Amsterdam Electronics- Technology VLVnT11 Erlangen12-14, October Master time t pd 1 Slave time t offset t disp  mTx  sRx  mRx  sTx 1 2 Time offset and fibre dispersion (t disp = ps over 10.7 km => D( ) = l416 ps/km)