1 Simplification of Boolean Functions:  An implementation of a Boolean Function requires the use of logic gates.  A smaller number of gates, with each.

Slides:



Advertisements
Similar presentations
Techniques for Combinational Logic Optimization
Advertisements

Prof. Sin-Min Lee Department of Computer Science
K-Map Simplification COE 202 Digital Logic Design Dr. Aiman El-Maleh
1 Combinational Logic Network design Chapter 4 (continued ….)
ECE 3110: Introduction to Digital Systems Simplifying Sum of Products using Karnaugh Maps.
Chapter 3 Simplification of Switching Functions. Karnaugh Maps (K-Map) A K-Map is a graphical representation of a logic function’s truth table.
Gate-level Minimization
ECE 301 – Digital Electronics Minterm and Maxterm Expansions and Incompletely Specified Functions (Lecture #6) The slides included herein were taken from.
ECE 331 – Digital System Design
Chapter 3 Simplification of Switching Functions

Computer Engineering (Logic Circuits) (Karnaugh Map)
بهينه سازي با نقشة کارنو Karnaugh Map. 2  Method of graphically representing the truth table that helps visualize adjacencies 2-variable K-map 3-variable.
EECC341 - Shaaban #1 Lec # 7 Winter Combinational Circuit Minimization Canonical sum and product logic expressions do not provide a circuit.
BOOLEAN ALGEBRA Saras M. Srivastava PGT (Computer Science)
1 Chapter 5 Karnaugh Maps Mei Yang ECG Logic Design 1.
Chapter 3 Simplification of Switching Functions. Simplification Goals Goal -- minimize the cost of realizing a switching function Cost measures and other.
Department of Computer Engineering
CHAPTER 1 INTRODUCTION TO DIGITAL LOGIC. K-Map (1)  Karnaugh Mapping is used to minimize the number of logic gates that are required in a digital circuit.
F = ∑m(1,4,5,6,7) F = A’B’C+ (AB’C’+AB’C) + (ABC’+ABC) Use X’ + X = 1.
1 Digital Logic Design Week 5 Simplifying logic expressions.
Chapter 3: Digital Logic Dr Mohamed Menacer Taibah University
ECE 2110: Introduction to Digital Systems PoS minimization Don’t care conditions.
Chapter 4 Combinational Logic Design Principles. Overview Objectives -Define combinational logic circuit -Analysis of logic circuits (to describe what.
ECE 3110: Introduction to Digital Systems Symplifying Products of sums using Karnaugh Maps.
Chapter 6 Quine-McCluskey Method Mei Yang ECG Logic Design 1.
Circuit Minimization. It is often uneconomical to realize a logic directly from the first logic expression that pops into your head. Canonical sum and.
Chapter 2 Two- Level Combinational Logic. Chapter Overview Logic Functions and Switches Not, AND, OR, NAND, NOR, XOR, XNOR Gate Logic Laws and Theorems.
Computer Engineering (Logic Circuits) (Karnaugh Map)
Chapter3: Gate-Level Minimization Part 1 Origionally By Reham S. Al-Majed Imam Muhammad Bin Saud University.
07 KM Page 1 ECEn/CS 224 Karnaugh Maps. 07 KM Page 2 ECEn/CS 224 What are Karnaugh Maps? A simpler way to handle most (but not all) jobs of manipulating.
CHAPTER 3: PRINCIPLES OF COMBINATIONAL LOGIC
Ahmad Almulhem, KFUPM 2010 COE 202: Digital Logic Design Combinational Logic Part 3 Dr. Ahmad Almulhem ahmadsm AT kfupm Phone: Office:
LOGIC CIRCUITLOGIC CIRCUIT. Goal To understand how digital a computer can work, at the lowest level. To understand what is possible and the limitations.
Fundamentals of digital electronics Prepared by - Anuradha Tandon Assistant Professor, Instrumentation & Control Engineering Branch, IT, NU.
ECE 3110: Introduction to Digital Systems Chapter #4 Review.
BOOLEAN ALGEBRA AND LOGIC SIMPLIFICATION
CHAPTER 1 INTRODUCTION TO DIGITAL LOGIC
THE K-MAP.
Karnaugh Maps (K-Map) A K-Map is a graphical representation of a logic function’s truth table.
C.S.Choy39 TERMINOLOGY Minterm –product term containing all input variables of a function in either true or complementary form Maxterm – sum term containing.
1 Example: Groupings on 3-Variable K-Maps BC F(A,B,C) = A ’ B ’ A BC F(A,B,C) = B ’ A
Digital Logic (Karnaugh Map). Karnaugh Maps Karnaugh maps (K-maps) are graphical representations of boolean functions. One map cell corresponds to a row.
Lecture # 5 University of Tehran
Karnaugh Maps (K maps).
K-map Dr. Bernard Chen Ph.D. University of Central Arkansas Spring 2009.
ECE DIGITAL LOGIC LECTURE 8: BOOLEAN FUNCTIONS Assistant Prof. Fareena Saqib Florida Institute of Technology Spring 2016, 02/11/2016.
Standard & Canonical Forms COE 202 Digital Logic Design Dr. Aiman El-Maleh College of Computer Sciences and Engineering King Fahd University of Petroleum.
ECE 301 – Digital Electronics Minimizing Boolean Expressions using K-maps, The Minimal Cover, and Incompletely Specified Boolean Functions (Lecture #6)
Figure 5–5 Exclusive-OR logic diagram and symbols. Open file F05-05 to verify the operation. Thomas L. Floyd Digital Fundamentals, 9e Copyright ©2006 by.
School of Computer and Communication Engineering, UniMAP DKT 122/3 - DIGITAL SYSTEM I Chapter 4A:Boolean Algebra and Logic Simplification) Mohd ridzuan.
CHAPTER 1 INTRODUCTION TO DIGITAL LOGIC. De Morgan’s Theorem De Morgan’s Theorem.
DE MORGAN’S THEOREM. De Morgan’s Theorem De Morgan’s Theorem.
Chapter 3 Simplification of Switching Functions. Simplification Goals Goal -- minimize the cost of realizing a switching function Cost measures and other.
CHAPTER 1 INTRODUCTION TO DIGITAL LOGIC:K-Map. K-Map (1)  Karnaugh Map provides a systematic method for simplifying Boolean expressions and may produce.
Lecture 4 Nand, Nor Gates, CS147 Circuit Minimization and
ECE 2110: Introduction to Digital Systems
Computer Organisation
CS 352 Introduction to Logic Design
ECE 2110: Introduction to Digital Systems
Digital Logic and Design
Optimized Implementation of Logic Function
BASIC & COMBINATIONAL LOGIC CIRCUIT
CHAPTER 5 KARNAUGH MAPS 5.1 Minimum Forms of Switching Functions
COE 202: Digital Logic Design Combinational Logic Part 3
Overview Part 2 – Circuit Optimization
3-Variable K-map AB/C AB/C A’B’ A’B AB AB’
Analysis of Logic Circuits Example 1
Laws & Rules of Boolean Algebra
Chapter 4 Combinational Logic Design Principles. Overview Objectives -Define combinational logic circuit -Analysis of logic circuits (to describe what.
Presentation transcript:

1 Simplification of Boolean Functions:  An implementation of a Boolean Function requires the use of logic gates.  A smaller number of gates, with each gate (other then Inverter) having less number of inputs, may reduce the cost of the implementation.  There are 2 methods for simplification of Boolean functions.

2 Simplification of Boolean Functions: Two Methods  The algebraic method by using Identities  The graphical method by using Karnaugh Map method  The K-map method is easy and straightforward.  A K-map for a function of n variables  consists of 2 n cells, and,  in every row and column, two adjacent cells should differ in the value of only one of the logic variables.

3 Examples of K-Maps:  Examples: Cell numbers are written in the cells.  2-variable K-map A B

4 3-Variable K-Map:  3-variable K-map A BC

5 4-variable K-map  4-variable K-map AB CD

6 Literal, minterm of n variable: Literal:  A variable or its complement is called a literal. Minterm of n variable:  A product of n literals  in which each variable appears exactly once, in either its true or its complemented form, but not in both, and,  which is equal to 1 for exactly one combination of values of the n variables.

7 Minterms and Maxterms  For every K-map, each cell has a minterm associated with it.  Thus for cell no. 13 in the 4-variable K-map, the minterm is A.B.C’.D Or m 13 = A.B.C’.D. Maxterm of n variables:  A sum of n literals  in which each variable appears exactly once, in either its true or its complemented form, but not in both  which has a value of O for exactly one combination of values of the n variables.

8 Maxterms (continued):  For every K-map, each cell has one Maxterm associated with it.  Thus for cell no.13 in the 4-variable K-map, M 13 = A’ + B’ + C + D’ By De Morgan’s theorem, m i = M i ’ ADJACENT minterms (Maxterms):  Minterm which are identical, except for one variable, are considered to be adjacent to one another.  In a K-map, the corresponding cells are said to be adjacent cells.

9 Adjacent minterms:  Thus in K-4, Cell O is adjacent to cells 1, 4, 2 and 8.  In a K-map, the corresponding cells in the top and the bottom rows are adjacent to each other. Similarly the corresponding cells in the leftmost column and the rightmost column are adjacent to each other.  An Example: A function F, of 4 variables, is defined by the truth table given in the next slide. ( and again given in the next 3 slides):

10 Example: Truth Table

11 Example: TruthTable Dec number ABCD F

12 Example: TruthTable (continued) Dec number ABCD F

13 Example: TruthTable (continued) Dec Number ABCD F

14 Sum of Products form: The above table can be described by F =  m(0, 2, 3, 5, 6, 7, 8, 10, 11, 14, 15) The function can be written as: F = A’B’C’D’ + A’B’CD’ + A’B’CD + A’BC’D + A’BCD’ + A’BCD + AB’C’D’ + AB’CD’ + AB’CD + ABCD’ + ABCD …………………………………(1)  Each term on the RHS is a minterm.  The above function can be simplified by using the Identities.

15 The graphical method steps:  Insert 1 in those cells where the function F has a value of 1. Put 0 in the other cells. Examples: AB CD

16 Steps of graphical method (continued):  Combine adjacent 1’s into group of 2 n each such that  Each group contains only 1’s.  The group is not completely a part of a larger group.  Choose the minimum number of the largest sized groups needed to cover all the 1’s.  Each group is represented by an expression which is an intersection of the minterm in the group.  The simplified solution is a logical OR of the expressions of all the groups chosen in steps 3 above.

17 Product of Sums Form: Using Maxterms For the same example, F=  M(1,4,9,12,13) = (A + B + C+ D’).(A + B’+ C + D).(A’+ B + C +D’). (A’ + B’ + C + D).( A’ + B’ + C +D’) …………..(2) The simplification process is a dual of the process for the SOP form.

18 Some definitions: The definitions: Given a function F of n variables. Implicant:  A minterm P is an implicant of F if and only if, for the combination of values of the n variables, for which P = 1, F is also equal to 1. Prime Implicant : An implicant is a Prime Implicant if after deleting any literal from it, the remaining product term is no longer an implicant. Or an implicant whose group in the K-map is not completely covered by another implicant, represented by a larger group.

19 Essential Prime Implicant: Essential prime Implicant:  A Prime Implicant that contains an ‘ANDing of literals’, that is not contained in any other prime Implicant.  Or a Prime Implicant, representing a group in the K- map, such that at least one cell of the group is not covered by any other Prime Implicant.

20 CANONIC form of a Boolean Expression CANONIC: A SOP or POS expression of n variables is canonic if each product or sum has exactly n literals. SOP format: F = ‘ORing’ of minterms -----(3) POS format: F = ‘ORing’ of minterms -----(4) The sum of the number of terms on the RHS of equations (3) and (4) is always equal to 2 n. A minterm that is covered by only one PI is called a distinguished minterm. A Maxterm that is covered by only one PI is called a distinguished Maxterm. Equations (1) and (2) show the canonic form of the Boolean expression for the example given on slide 10.

21 Use of KARNAUGH MAP for Simplification of Logic Functions SOL: On reading the three sets of adjacent boxes of 8, 4 and 2 cells respectively, we get: F = C + B’.D’ + A’.B.D

22 SIMPLIFICATION using KARNAUGH MAP Exam 2: F= ∑ m(0,2,8,9,10,11,14,15) F= A.B’+A.C+B’.D’

23 SIMPLIFICATION using KARNAUGH MAP A B C S Carry Exam 3: Full-adder: Carry= A.C+A.B+B.C S=A.B’.C’ + A’.B’.C+A.B.C+A’.B.C ’

24 Multistage Logic Circuit Multistage Logic Circuit: N1 and N2 ; Two logic circuits. W, X, Y, Z: independent logic variables For each of the 16 possible combination of values for W, X, Y and Z, some specific value of A, B and C would be the outputs. Three variables normally have 8 possible sets of values.However, in the above circuit N1 may constrain the values to a smaller set. The remaining set of values for A, B and C would not affect the output of N2.Thus for N2, the non available inputs are called ‘don’t care’ inputs, since these inputs do not have any effect on F.

25 Don’t care condition Example 1: Let A,B and C never have 001 or 110 values. Then for F, values of 001 and 110 for A, B and C are not of any importance. Exam 2: All possible input combinations are present. But the output is used in such a way that we do not care whether it is 0 or 1 for certain input combinations. F= ∑ m(0,3,7)+ ∑ d(1,6) Or F = Π M(2,4,5) Π D(1,6) N1N2 A B C F w xyxy z

26 SIMPLIFICATION using KARNAUGH MAP Example: Given the Characteristic Table for a 2-stage network. (Please see the Figure in the next slide.) Solution: F1 = ∑m (1,2,5,6) F2 =∑ m(0,2,4,6) F3 =∑m (1,3,5,7) F= ∑m (1, 2, 6 ), d(0, 3, 4, 7) Solution is continued in the next 3 slides.

27

28 SIMPLIFICATION using KARNAUGH MAP Designing for N1 F1=B’C+BC’ F2=C’ F3=C F1 = ∑m (1,2,5,6) F2 =∑ m(0,2,4,6) F3 =∑m (1,3,5,7)

29 K- Map for F: Designing for N2

30 B N1 N2