1 Coupling Aware Timing Optimization and Antenna Avoidance in Layer Assignment Di Wu, Jiang Hu and Rabi Mahapatra Texas A&M University.

Slides:



Advertisements
Similar presentations
Porosity Aware Buffered Steiner Tree Construction C. Alpert G. Gandham S. Quay IBM Corp M. Hrkic Univ Illinois Chicago J. Hu Texas A&M Univ.
Advertisements

Caleb Serafy and Ankur Srivastava Dept. ECE, University of Maryland
ECE 667 Synthesis and Verification of Digital Circuits
OCV-Aware Top-Level Clock Tree Optimization
Advanced Interconnect Optimizations. Buffers Improve Slack RAT = 300 Delay = 350 Slack = -50 RAT = 700 Delay = 600 Slack = 100 RAT = 300 Delay = 250 Slack.
A Graph-Partitioning-Based Approach for Multi-Layer Constrained Via Minimization Yih-Chih Chou and Youn-Long Lin Department of Computer Science, Tsing.
4/22/ Clock Network Synthesis Prof. Shiyan Hu Office: EREC 731.
Buffer and FF Insertion Slides from Charles J. Alpert IBM Corp.
ELEN 468 Lecture 261 ELEN 468 Advanced Logic Design Lecture 26 Interconnect Timing Optimization.
Wen-Hao Liu1, Yih-Lang Li, and Cheng-Kok Koh Department of Computer Science, National Chiao-Tung University School of Electrical and Computer Engineering,
Meng-Kai Hsu, Sheng Chou, Tzu-Hen Lin, and Yao-Wen Chang Electronics Engineering, National Taiwan University Routability Driven Analytical Placement for.
1 Interconnect Layout Optimization by Simultaneous Steiner Tree Construction and Buffer Insertion Presented By Cesare Ferri Takumi Okamoto, Jason Kong.
Coupling-Aware Length-Ratio- Matching Routing for Capacitor Arrays in Analog Integrated Circuits Kuan-Hsien Ho, Hung-Chih Ou, Yao-Wen Chang and Hui-Fang.
Layer Assignment Algorithm for RLC Crosstalk Minimization Bin Liu, Yici Cai, Qiang Zhou, Xianlong Hong Tsinghua University.
38 th Design Automation Conference, Las Vegas, June 19, 2001 Creating and Exploiting Flexibility in Steiner Trees Elaheh Bozorgzadeh, Ryan Kastner, Majid.
Power-Aware Placement
S. Reda EN160 SP’07 Design and Implementation of VLSI Systems (EN0160) Lecture 15: Interconnects & Wire Engineering Prof. Sherief Reda Division of Engineering,
Routing 1 Outline –What is Routing? –Why Routing? –Routing Algorithms Overview –Global Routing –Detail Routing –Shortest Path Algorithms Goal –Understand.
On Legalization of Row-Based Placements Andrew B. KahngSherief Reda CSE & ECE Departments University of CA, San Diego La Jolla, CA 92093
Interconnect Optimizations
DPIMM-03 1 Performance-Impact Limited Area Fill Synthesis Yu Chen, Puneet Gupta, Andrew B. Kahng (UCLA, UCSD) Supported by Cadence.
Penn ESE535 Spring DeHon 1 ESE535: Electronic Design Automation Day 19: April 9, 2008 Routing 1.
Ryan Kastner ASIC/SOC, September Coupling Aware Routing Ryan Kastner, Elaheh Bozorgzadeh and Majid Sarrafzadeh Department of Electrical and Computer.
ELEN 468 Lecture 271 ELEN 468 Advanced Logic Design Lecture 27 Interconnect Timing Optimization II.
Metal Layer Planning for Silicon Interposers with Consideration of Routability and Manufacturing Cost W. Liu, T. Chien and T. Wang Department of CS, NTHU,
Routing 2 Outline –Maze Routing –Line Probe Routing –Channel Routing Goal –Understand maze routing –Understand line probe routing.
CDCTree: Novel Obstacle-Avoiding Routing Tree Construction based on Current Driven Circuit Model Speaker: Lei He.
MGR: Multi-Level Global Router Yue Xu and Chris Chu Department of Electrical and Computer Engineering Iowa State University ICCAD
Escaping local optimas Accept nonimproving neighbors – Tabu search and simulated annealing Iterating with different initial solutions – Multistart local.
A Topology-based ECO Routing Methodology for Mask Cost Minimization Po-Hsun Wu, Shang-Ya Bai, and Tsung-Yi Ho Department of Computer Science and Information.
Escape Routing For Dense Pin Clusters In Integrated Circuits Mustafa Ozdal, Design Automation Conference, 2007 Mustafa Ozdal, IEEE Trans. on CAD, 2009.
Global Routing. Global routing:  To route all the nets, should consider capacities  Sequential −One net at a time  Concurrent −Order-independent 2.
CAFE router: A Fast Connectivity Aware Multiple Nets Routing Algorithm for Routing Grid with Obstacles Y. Kohira and A. Takahashi School of Computer Science.
Global Routing.
TSV-Aware Analytical Placement for 3D IC Designs Meng-Kai Hsu, Yao-Wen Chang, and Valerity Balabanov GIEE and EE department of NTU DAC 2011.
1 Global Routing Method for 2-Layer Ball Grid Array Packages Yukiko Kubo*, Atsushi Takahashi** * The University of Kitakyushu ** Tokyo Institute of Technology.
Wen-Hao Liu 1, Yih-Lang Li 1, and Kai-Yuan Chao 2 1 Department of Computer Science, National Chiao-Tung University, Hsin-Chu, Taiwan 2 Intel Architecture.
New Modeling Techniques for the Global Routing Problem Anthony Vannelli Department of Electrical and Computer Engineering University of Waterloo Waterloo,
1 Wire Length Prediction-based Technology Mapping and Fanout Optimization Qinghua Liu Malgorzata Marek-Sadowska VLSI Design Automation Lab UC-Santa Barbara.
Thermal-aware Steiner Routing for 3D Stacked ICs M. Pathak and S.K. Lim Georgia Institute of Technology ICCAD 07.
Bus-Pin-Aware Bus-Driven Floorplanning B. Wu and T. Ho Department of Computer Science and Information Engineering NCKU GLSVLSI 2010.
Massachusetts Institute of Technology 1 L14 – Physical Design Spring 2007 Ajay Joshi.
Kwangsoo Han, Andrew B. Kahng, Hyein Lee and Lutong Wang
Detailed Routing: New Challenges
VLSI Physical Design: From Graph Partitioning to Timing Closure Chapter 6: Detailed Routing © KLMH Lienig 1 What Makes a Design Difficult to Route Charles.
A Faster Approximation Scheme for Timing Driven Minimum Cost Layer Assignment Shiyan Hu*, Zhuo Li**, and Charles J. Alpert** *Dept of ECE, Michigan Technological.
Tao Lin Chris Chu TPL-Aware Displacement- driven Detailed Placement Refinement with Coloring Constraints ISPD ‘15.
Modern VLSI Design 3e: Chapter 10 Copyright  1998, 2002 Prentice Hall PTR Topics n CAD systems. n Simulation. n Placement and routing. n Layout analysis.
Register Placement for High- Performance Circuits M. Chiang, T. Okamoto and T. Yoshimura Waseda University, Japan DATE 2009.
Pattern Sensitive Placement For Manufacturability Shiyan Hu, Jiang Hu Department of Electrical and Computer Engineering Texas A&M University College Station,
Fast Algorithms for Slew Constrained Minimum Cost Buffering S. Hu*, C. Alpert**, J. Hu*, S. Karandikar**, Z. Li*, W. Shi* and C. Sze** *Dept of ECE, Texas.
Maze Routing Algorithms with Exact Matching Constraints for Analog and Mixed Signal Designs M. M. Ozdal and R. F. Hentschke Intel Corporation ICCAD 2012.
BOB-Router: A New Buffering-Aware Global Router with Over-the-Block Routing Resources Yilin Zhang1, Salim Chowdhury2 and David Z. Pan1 1 Department of.
LEMAR: A Novel Length Matching Routing Algorithm for Analog and Mixed Signal Circuits H. Yao, Y. Cai and Q. Gao EDA Lab, Department of CS, Tsinghua University,
1 L25 : Crosstalk-Concerned Physical Design (2) Jun Dong Cho Sungkyunkwan Univ. Dept. ECE Homepage :
Prof. Shiyan Hu Office: EERC 518
System in Package and Chip-Package-Board Co-Design
1ISPD'03 Process Variation Aware Clock Tree Routing Bing Lu Cadence Jiang Hu Texas A&M Univ Gary Ellis IBM Corp Haihua Su IBM Corp.
An Exact Algorithm for Difficult Detailed Routing Problems Kolja Sulimma Wolfgang Kunz J. W.-Goethe Universität Frankfurt.
-1- Delay Uncertainty and Signal Criticality Driven Routing Channel Optimization for Advanced DRAM Products Samyoung Bang #, Kwangsoo Han ‡, Andrew B.
A Novel Timing-Driven Global Routing Algorithm Considering Coupling Effects for High Performance Circuit Design Jingyu Xu, Xianlong Hong, Tong Jing, Yici.
An O(bn 2 ) Time Algorithm for Optimal Buffer Insertion with b Buffer Types Authors: Zhuo Li and Weiping Shi Presenter: Sunil Khatri Department of Electrical.
An O(nm) Time Algorithm for Optimal Buffer Insertion of m Sink Nets Zhuo Li and Weiping Shi {zhuoli, Texas A&M University College Station,
Slide 1 SLIP 2004 Payman Zarkesh-Ha, Ken Doniger, William Loh, and Peter Bendix LSI Logic Corporation Interconnect Modeling Group February 14, 2004 Prediction.
Crosstalk If both a wire and its neighbor are switching at the same time, the direction of the switching affects the amount of charge to be delivered and.
2 University of California, Los Angeles
Jinghong Liang,Tong Jing, Xianlong Hong Jinjun Xiong, Lei He
Performance Optimization Global Routing with RLC Crosstalk Constraints
Buffered tree construction for timing optimization, slew rate, and reliability control Abstract: With the rapid scaling of IC technology, buffer insertion.
Under a Concurrent and Hierarchical Scheme
Presentation transcript:

1 Coupling Aware Timing Optimization and Antenna Avoidance in Layer Assignment Di Wu, Jiang Hu and Rabi Mahapatra Texas A&M University

2 Outline Background and previous works Problem formulation Improved probabilistic coupling capacitance model Antenna avoidance through tree partitioning Layer assignment heuristic Experimental results

3 Coupling capacitance Coupling capacitance (crosstalk) induces two different problems: Functional noise: Delay noise: Coupling capacitance between segment i and j. f ij : switching activities between i and j. Len ij : coupling length. Dist ij : coupling distance.  and  : technology dependent constants.

4 Coupling induced delay Delay from CC in Elmore delay model Same amount of coupling leads to different delay depending on coupling location. Most of previous works on layer/track assignment consider crosstalk only, not its impact on timing. [ThakurISCAS95’] [KayISPD00’] a non-critical sink critical sink b Extra delay from CC to the critical sink i j s

5 Antenna effect Occurs during manufacturing Conductor layers fabricated from lowest layer to highest layer. Conductor layers, connected only to the gate oxide, called antenna. Risk of gate damage is proportional to the antenna size. Sink 1 Diffusion Sink 2 Antenna violation

6 Antenna avoidance methods Diode insertion Add protection diode to gate in case of antenna violation. [ChenISQED00’] [HuangTCAD04’] Jumper insertion Break long antenna by switching wire to the top layer and switch back immediately. [HoISPD04’] Layer assignment Reduce antenna length by layer assignment. [ShirotaCICC98’] [ChenISDFT00’]

7 Jumper insertion vs. layer assignment Each jumper costs two vias and a short segment on the top layer. Diffusion Gate Diffusion Gate Diffusion Gate Jumper insertion Antenna violation Layer assignment

8 Layer assignment problem formulation Given Global routing solution. Required Arrival Time (RAT) for each sink. Via constraints on the boundaries of two adjacent GRCs. (Global Routing Cells) Goal Maximize the minimum slack among all sinks considering coupling. Number of antenna violations is minimized. Via constraints are satisfied.

9 Probabilistic coupling model A routing region r with n uniformly spaced tracks and k wire segments. C r : probabilistic coupling capacitance for a target wire i in r. Cr? ? target wire i other wire Routing region r

10 Improved probabilistic model Linear model: a totally random model. Improved model: suitable for a track/detailed router with coupling avoidance. If k < n/2, enough empty tracks to separate signal nets. If k > n/2, adjacent empty tracks are disallowed, otherwise waste of empty tracks. C r =0

11 Derivation of the probabilistic model  k,n,1 : number of permutations target wire has one adjacent wire.  k,n,2 : number of permutations target wire has two adjacent wires.  k,n : total number of permutations. Each of  k,n,1,  k,n,2 and  k,n limits to the cases that no two empty tracks are adjacent to each other. otherwise if

12 Derivation of  k,n Empty tracks can only be inserted into limited “slots” to avoid their adjacency. After empty tracks are inserted, perform permutation on the wires.  k,n = a wire potential slot for empty tracks  k,n : total # of permutations with no adjacent empty tracks.

13 Derivation of  k,n,1 Target wire is not on boundary target wire i other wire empty track bundle potential position for empty tracks  k,n,1 – not_on_boundary =  k,n,1 : total # of permutations target wire has one neighboring wire.

14 Derivation of  k,n,1 Target wire is on boundary  k,n,1 =  k,n,1 - not_on_boudary +  k,n,1 - on_boudary target wire i other wire empty track bundle potential position for empty tracks  k,n,1 –on_boundary =  k,n,1 : total # of permutations target wire has one neighboring wire.

15 Derivation of  k,n,2 target wire i other wire bundle potential position for empty tracks  k,n,2 =  k,n,2 : total # of permutations target wire has two neighboring wires.

16 Comparison of linear model and improved model Comparison of the improved probabilistic model with a linear model [BecerSLIP02] when k =0 ~ 30 and n=30.

17 Antenna avoidance through layer assignment Separators : segments that surround an antenna. If separators are limited on the top metal layer (L top ), antenna problem becomes a tree partitioning problem. Metal 1 Metal 2 Metal 3 Metal 4 Sink v Antenna for v “don’t care” region for v

18 Tree partitioning for antenna avoidance (TPAA) Find the minimum number of separators such that the size of each resulting sub-tree (containing sinks) is less than A max (Maximum allowed antenna size). Example: TsTsTsTs WT s Ts W(T s ): total length of tree Ts separators

19 Linear optimal tree partitioning algorithm An bottom-up approach, adapted from [KunduSIAM77’], each node in the tree processed at most once. At each node u, if W(T u ) > A max, remove minimum number of separators in T u (assign to L top ), such that the resulting W(T u )  A max. A O(n) SPLIT technique to find minimum separators A max =5 WT u T u W(T u ): total length of tree T u

20 Constrained tree partitioning Each metal layer has a preferred routing direction (horizontal or vertical)  not every segment can be assigned to L top. Feasible branch: root edge of a branch can be assigned to L top. Define B MF (u) : maximal feasible branches for T u. Apply tree partitioning on B MF (u) with A max,reduced. A max,reduced =A max - ∑ Weight( infeasible edge separating B MF (u)) u a b d c e 2 1 A max =30 A max,reduced =27 infeasible edge

21 Tree partitioning based optimal jumper insertion Similar techniques can be applied to jumper insertions. Time complexity is O(n) and can be applied to the work of [HoISPD04] A max =5

22 Layer assignment heuristic Consider both coupling induced delay and antenna effects. Proceeds in a panel by panel order. Within a panel, most congested region is processed first. Global cell processing order

23 Layer assignment heuristic Within each global cell - an MILP problem, we provide a simple heuristic: 1. Assign antenna-critical segments to L top. 2. Sort non-critical segments in non-increasing order of min timing slacks. 3. Partition the non-critical segments to layers  min slack is maximized. Coupling estimated with the probabilistic model. 4. Enforce via constraints. 5. Update slacks for each segment (net) in this cell.

24 Layer assignment example Layer assignment example on one global cell. Layer 0 Layer 1 Layer 2 Layer 3 300ps250ps100ps20ps100ps 240ps230ps50ps20ps100ps antenna critical Timing slacks before LA Timing slacks after LA

25 Benchmark circuits ISPD98/IBM circuits [AlpertISPD98]. Circuit#GRC#nets#tracks verti panel #tracks hori panel ibm0164×648.8K10 ibm0280×6415.7K2218 ibm0380×6414.6K1514 ibm0496×6417.9K1917 ibm05128×6419.3K3432 ibm06128×6421.9K1815 ibm07192×6429.0K2321 ibm08192×6436.3K2218 ibm09256×6441.6K1814 ibm10256× K2320 ibm11256× K1312 ibm12256× K1815 ibm13256× K1312

26 Benchmark circuit Placement by Dragon [WangICCAD00]. Global routing by a rip-up and re-route router. Our method is compared with three other methods: Method 1: consider only total coupling capacitance. Method 2: coupling capacitance estimated by a trial track/layer assignment method. Method 3: coupling capacitance is estimated using the linear model. Results are validated by a timing-driven track router.

27 Experimental results - timing

28 Experimental results – Antenna violations LA: Layer Assignment without Antenna Avoidance. LAAA: Layer Assignment with Antenna Avoidance.

29 Experimental results – via violations JI : Jumper Insertion.

30 Experimental result - CPU CPU time is similar for all methods

31 Conclusion An improved probabilistic crosstalk model is proposed to fit for a coupling-aware timing- driven track/detailed router. Antenna avoidance through tree partitioning. Experimental results showed : significant via reductions compare to jumper insertions. timing improvement using the improved probabilistic model. Thank you!

32

33 SPLIT example A sub-tree T u has 5 branches and A max =24. W(T u )=28. median-find-and-half : Find median, then halve. SPLIT({6,2,9,7,4},24) = SPLIT ({9,7},12)={9} TuTu