Clockless Chips Date: October 26, Presented by:

Slides:

Advertisements

Similar presentations

Semiconductor Optimization Technische Universität München Semiconductor Optimization Pirmin Fontaine Elena Gräfenstein Andreas Kirsch Christina Maier Daniel.

Advertisements

Self-Timed Logic Timing complexity growing in digital design -Wiring delays can dominate timing analysis (increasing interdependence between logical and.

TO COMPUTERS WITH BASIC CONCEPTS Lecturer: Mohamed-Nur Hussein Abdullahi Hame WEEK 1 M. Sc in CSE (Daffodil International University)

Reading1: An Introduction to Asynchronous Circuit Design Al Davis Steve Nowick University of Utah Columbia University.

EUT 1040 Lecture 10: Programmable Logic Controllers.

EE141 © Digital Integrated Circuits 2nd Timing Issues 1 Digital Integrated Circuits A Design Perspective Timing Issues Jan M. Rabaey Anantha Chandrakasan.

CSE477 L19 Timing Issues; Datapaths.1Irwin&Vijay, PSU, 2002 CSE477 VLSI Digital Circuits Fall 2002 Lecture 19: Timing Issues; Introduction to Datapath.

Lecture 101 Introduction to Energy Storage Elements: The Capacitor.

Externally Tested Scan Circuit with Built-In Activity Monitor and Adaptive Test Clock Priyadharshini Shanmugasundaram Vishwani D. Agrawal.

Digital Integrated Circuits© Prentice Hall 1995 Timing ISSUES IN TIMING.

1 Clockless Logic Montek Singh Thu, Jan 13, 2004.

TCSS 372A Computer Architecture. Getting Started Get acquainted (take pictures) Discuss purpose, scope, and expectations of the course Discuss personal.

ELEC 6200, Fall 07, Oct 24 Jiang: Async. Processor 1 Asynchronous Processor Design for ELEC 6200 by Wei Jiang.

Low Power Design for Wireless Sensor Networks Aki Happonen.

COMP Clockless Logic and Silicon Compilers Lecture 3

ECE201 Lect-171 Capacitors (6.1); Inductors (6.2); LC Combinations (6.3) Dr. Holbert April 5, 2006.

A. A. Jerraya Mark B. Josephs South Bank University, London System Timing.

Power-Aware Computing 101 CS 771 – Optimizing Compilers Fall 2005 – Lecture 22.

CSS Lecture 2 Chapter 3 – Connecting Computer Components with Buses Bus Structures Synchronous, Asynchronous Typical Bus Signals Two level, Tri-state,

Lecture 101 Capacitors (5.1); Inductors (5.2); LC Combinations (5.3) Prof. Phillips March 7, 2003.

1 Combining the strengths of UMIST and The Victoria University of Manchester Asynchronous Signal Processing Systems Linda Brackenbury APT GROUP, Computer.

Multi-core processors. History In the early 1970’s the first Microprocessor was developed by Intel. It was a 4 bit machine that was named the 4004 The.

3.1Introduction to CPU Central processing unit etched on silicon chip called microprocessor Contain tens of millions of tiny transistors Key components:

Single-Chip Multi-Processors (CMP) PRADEEP DANDAMUDI 1 ELEC , Fall 08.

Lecture 12 Today’s topics –CPU basics Registers ALU Control Unit –The bus –Clocks –Input/output subsystem 1.

Engineering H192 - Computer Programming Gateway Engineering Education Coalition Lab 2P. 1Winter Quarter Digital Electronics Lab 2.

Asynchronous Circuits Kent Orthner Wed. March 2nd, 2005 Presentation for: High speed and Low Power VLSI, Dr. Maitham Shams Kent Orthner Wed. March 2nd,

Digital System Bus A bus in a digital system is a collection of (usually unbroken) signal lines that carry module-to-module communications. The signals.

Introduction to Interconnection Networks. Introduction to Interconnection network Digital systems(DS) are pervasive in modern society. Digital computers.

Low-Power Wireless Sensor Networks

MOUSETRAP Ultra-High-Speed Transition-Signaling Asynchronous Pipelines Montek Singh & Steven M. Nowick Department of Computer Science Columbia University,

School of Computer Science G51CSA 1 Computer Systems Architecture Fundamentals Of Digital Logic.

Paper review: High Speed Dynamic Asynchronous Pipeline: Self Precharging Style Name : Chi-Chuan Chuang Date : 2013/03/20.

MICAS Department of Electrical Engineering (ESAT) Design-In for EMC on digital circuit December 5th, 2005 Low Emission Digital Circuit Design Junfeng Zhou.

Introduction to FPGA Created & Presented By Ali Masoudi For Advanced Digital Communication Lab (ADC-Lab) At Isfahan University Of technology (IUT) Department.

CSS 372 Oct 4th - Lecture 3 Chapter 3 – Connecting Computer Components with Buses Bus Structures Synchronous, Asynchronous Typical Bus Signals Two level,

ECE201 Lect-281 Capacitors (5.1); Inductors (5.2); Dr. S. M. Goodnick November 7, 2003.

Chapter 4 MARIE: An Introduction to a Simple Computer.

12004 MAPLD: 153Brej Early output logic and Anti-Tokens Charlie Brej APT Group Manchester University.

11/22/2004EE 42 fall 2004 lecture 351 Lecture #35: data transfer Last lecture: –Communications synchronous / asynchronous –Buses This lecture –Transmission.

Reader: Pushpinder Kaur Chouhan

1 Interconnect/Via. 2 Delay of Devices and Interconnect.

Reading Assignment: Rabaey: Chapter 9

By Nasir Mahmood.  The NoC solution brings a networking method to on-chip communication.

Interconnect/Via.

NTU Confidential Introduction to the Applications of Asynchronous Circuits Presenter: Po-Chun Hsieh Advisor:Tzi-Dar Chiueh Date: 2003/09/22.

Class Report 林常仁 Low Power Design: System and Algorithm Levels.

Implementing Tile-based Chip Multiprocessors with GALS Clocking Styles Zhiyi Yu, Bevan Baas VLSI Computation Lab, ECE Department University of California,

Systems Architecture, Fourth Edition 1 Processor Technology and Architecture Chapter 4.

CS203 – Advanced Computer Architecture

Clockless Chips Under the esteemed guidance of Romy Sinha Lecturer, REC Bhalki Presented by: Lokesh S. Woldoddy 3RB05CS122 Date:11 April 2009.

Submitted by Abi Mathew Roll No:1

LOW POWER DESIGN METHODS

CPU (Central Processing Unit). The CPU is the brain of the computer. Sometimes referred to simply as the processor or central processor, the CPU is where.

Programmable Logic Devices

CS203 – Advanced Computer Architecture

Welcome To Seminar Presentation Seminar Report On Clockless Chips

Roadmap History Synchronized vs. Asynchronous overview How it works

LOW POWER DESIGN METHODS V.ANANDI ASST.PROF,E&C MSRIT,BANGALORE.

Multi-core processors

Multi-core processors

Architecture & Organization 1

Scalable Processor Design

Architecture & Organization 1

Overview of VLSI 魏凱城彰化師範大學資工系.

Transistors on lead microprocessors double every 2 years Moore’s Law in Microprocessors Transistors on lead microprocessors double every 2 years.

Introduction to VLSI Programming High Performance DLX

1.Introduction to Advanced Digital Design (14 marks)

A Quasi-Delay-Insensitive Method to Overcome Transistor Variation

Early output logic and Anti-Tokens

Presentation transcript:

Clockless Chips Date: October 26, 2005. Presented by: K. Subrahmanya Sreshti. (05IT6004) School of Information Technology Indian Institute of Technology, Kharagpur

Presentation on Clockless Chips Presentation flow: Introduction. Problems with synchronous circuits. Clockless / Asynchronous circuits. How clockless chips work? Simplicity in design. Applications. Applications (technical perspective). Challenges. October 26, 2005 Presentation on Clockless Chips

Presentation on Clockless Chips Introduction. Struggle for the improvement in the microprocessor’s performance/functioning. Pipelining (Simultaneous) Multi-threading Clockless / Asynchronous logic }Synchronous October 26, 2005 Presentation on Clockless Chips

Problems with Synchronous Approach Distributing the clock globally. Wastage of energy. Traverse the chip’s longest wires in one clock cycle. Order of arrival of the signals is unimportant. Clocks themselves consume lot of energy (~30%). October 26, 2005 Presentation on Clockless Chips

Presentation on Clockless Chips Synchronous circuit Longest path determines the minimum clock period. Dissipation of energy for each clock cycle. EMI is more in synchronous elements. October 26, 2005 Presentation on Clockless Chips

Clockless chips (Asynchronous logic circuits) Colckless chips/Asynchronous/self-timed circuits. Functions away from the clock. Different parts work at different speeds. Hand-off the result immediately. October 26, 2005 Presentation on Clockless Chips

Clock time cycle vs. clockless time cycle Courtesy: Fulcrum Microsystems. October 26, 2005 Presentation on Clockless Chips

Courtesy: Computers without clocks – Ivan E Sutherland and Jo Ebergen October 26, 2005 Presentation on Clockless Chips

Presentation on Clockless Chips How do they work? No pure asynchronous chips are available. Uses handshake signals for the data exchange. Data moves only when required, not always. Minimizes power consumption. Less EMI  less noise  more applications. Stream data applications. October 26, 2005 Presentation on Clockless Chips

Simple and efficient design No centralized clock required. Standardized components can be used. October 26, 2005 Presentation on Clockless Chips

Presentation on Clockless Chips Some features Integrated pipelining mode. Domino logic. Delay – insensitive. Two different implementation details Dual rail. Bundled data. October 26, 2005 Presentation on Clockless Chips

Presentation on Clockless Chips Advantages Works at its average speed. Low power consumption. Twice life-time. Less heat generated.  Good to mobile devices. Less EMI  less noise  more applications. Smart cards (due to asynchronous nature). October 26, 2005 Presentation on Clockless Chips

Advantages (technical look) Asynchronous for higher performance: Data-dependent delays. All carry bits need to be computed. October 26, 2005 Presentation on Clockless Chips

Advantages (technical look)… Asynchronous for low power: Consumes power only when and where active. Rest of the time returns to a non-dissipating state, until next activation. Illustrated through frequency divider October 26, 2005 Presentation on Clockless Chips

Advantages (technical look)… Asynchronous for low power: Almost fixed power dissipation is achieved. Many applications such as: Infrared communication receiver. Filter bank for digital hearing. In pagers. Double battery life. October 26, 2005 Presentation on Clockless Chips

Advantages (technical look)… Asynchronous for low noise and low emission: Digital sub-circuits Generates voltage noise (on power lines) Induces current on silicon substrate. Emits electromagnetic radiation at its clock frequency or its harmonics. October 26, 2005 Presentation on Clockless Chips

Advantages (technical look)… Heterogeneous Timing: Gate delays. Interconnection delays. Heterogeneous systems would increase the delays in the circuits. October 26, 2005 Presentation on Clockless Chips

Presentation on Clockless Chips Challenges Interfacing between synchronous and asynchronous Many devices available now are synchronous in nature. Special circuits are needed to align them. Lack of expertise. Lack of tools. Engineers are not trained in these fields. Academically, no courses available. October 26, 2005 Presentation on Clockless Chips

Presentation on Clockless Chips References Scanning the Technology: Applications of Asynchronous Circuits – C. H. (Kees) van Berkel, Mark B. Josephs, and Steven M. Nowick Computers without clocks – Ivan E Sutherland and Jo Ebergen. http://ieeexplore.ieee.org/iel5/2/30617/01413111.pdf (October 2001) http://csdl2.computer.org/comp/mags/dt/2003/06/d6005.pdf http://www1.cs.columbia.edu/async/misc/technologyreview_oct_01_2001.html http://www.technologyreview.com/articles/01/10/tristram1001.asp http://www1.cs.columbia.edu/async/misc/economist/Economist_com.htm October 26, 2005 Presentation on Clockless Chips

Presentation on Clockless Chips Thank you October 26, 2005 Presentation on Clockless Chips