High Speed Digital Systems laboratory Midterm Presentation Spring 2009 Cellular Signal Source Student : Hammad Abed Essam Masarwi Instructor: Yossi Hipsh.

Slides:

Advertisements

Similar presentations

01/11/2002SNS Software Final Design Review1 V123S Event Link Encoder, Transmission System and PLL Receiver Thomas M. Kerner (BNL) SNS Global Controls.

Advertisements

Memory Section 7.2. Types of Memories Definitions – Write: store new information into memory – Read: transfer stored information out of memory Random-Access.

   >>> 

BREADBOARDS Breadboards are used to test circuits. Wires and components are simply pushed into the holes to form a completed circuit and power can be.

CHAPTER 1 Digital Concepts

Presentation Final Project name: Synchronization for Quantum Encryption System Project supervisor : Yossi Hipsh. Project performed by : Omer Mor, Oded.

Performed by: Osnat Shlomo & Sharon Shlomo Instructor: Yossi Hipsh המעבדה למערכות ספרתיות מהירות High speed digital systems laboratory הטכניון - מכון טכנולוגי.

1 Cross ID Tag identification emulator Performed by: Raanan Steinberg Yido Shalev Project instructor: Yossi Hipsh Technion – Israel Institute of Technology.

1 Pulse Generator High Speed Digital Systems Lab Semestrial project – Winter 2007/08 Final Presentation Instructor: Yossi Hipsh Students: Lior Shkolnitsky,

D0525 Project Receiver for Quantum Encryption System By: Dattner Yony & Sulkin Alex Supervisor: Yossi Hipsh High Speed Digital Systems Laboratory Spring.

Transmitter for Quantum Encryption System Supervisor: Yossi Hipsh Performed by: Asaf Holzer Edward Shifman High Speed Digital Systems Laboratory Final.

ZigBee Calvin Choy David Kim Jason Chong Devin Galutira.

Pulse Generator High Speed Digital Systems Lab Winter 2007/08 Design Presentation (Midterm ) Instructor: Yossi Hipsh Students: Lior Shkolnitsky, Yevgeniy.

1 Cross ID Tag identification emulator Part A final presentation Performed by: Raanan Steinberg Yido Shalev Project instructor: Yossi Hipsh Technion –

D0525 Project Receiver for Quantum Encryption System By: Dattner Yony & Sulkin Alex Supervisor: Yossi Hipsh High Speed Digital Systems Laboratory Spring.

Pulse Generator High Speed Digital Systems Lab Winter 2007/08 Project definition Instructor: Yossi Hipsh Students: Lior Shkolnitsky, Yevgeniy Lobanov.

Large Area, High Speed Photo-detectors Readout Jean-Francois Genat + On behalf and with the help of Herve Grabas +, Samuel Meehan +, Eric Oberla +, Fukun.

Transmitter for Quantum Encryption System Supervisor: Yossi Hipsh Performed by: Asaf Holzer Edward Shifman High Speed Digital Systems Laboratory Midterm.

1 Cross ID Tag identification emulator Final presentation Performed by: Shuki Yasharzada Raanan Steinberg Yido Shalev Project instructor: Yossi Hipsh Technion.

Electronics II Lab. Two Weeks. power connections Solderless Prototyping Board jacks for power connections.

HSDSL, Technion Winter 2008 Characterization Presentation on: Skew And Jitter Generating And Measuring System For High Speed Experiments Undergraduate.

© 2009 Pearson Education, Upper Saddle River, NJ All Rights ReservedFloyd, Digital Fundamentals, 10 th ed Digital Fundamentals Tenth Edition Floyd.

Transmitter for Quantum Encryption System Supervisor: Yossi Hipsh Performed by: Asaf Holzer Edward Shifman High Speed Digital Systems Laboratory.

1 Final Presentation Project A – Spring 2009 High Speed Signal Processing Board Design Student: Nir Malka Lior Rom Instructor: Mike Sumszyk Duration: 1.

Performed by: Oron Port Instructor: Mony Orbach המעבדה למערכות ספרתיות מהירות High speed digital systems laboratory הטכניון - מכון טכנולוגי לישראל הפקולטה.

Quantum Encryption System - Synchronization presentation Midterm Project name: Synchronization for Quantum Encryption System Project supervisor : Yossi.

RF Phenomenon Midterm presentation Written by: Jamil Shehadeh Naseem Jamal Supervisor: Yossi Hipsh 25/6/2007.

Performed by:Guy Apelboim Yoel Taran Instructor: Miki Izkovitch Yossi Hipsh Cooperated with: המעבדה למערכות ספרתיות מהירות High speed digital systems laboratory.

Programmable Delay of Radar Pulse Technion-Israel Institute of Technology Electrical Engineering Department.

SNIFFER Board for PCI-Express channel SNIFFER Board for PCI-Express channel Final Presentation Presenting: Roy Messinger Presenting: Roy Messinger.

Performed by: Smadar Katan & Gal Mendelson Instructor: Yossi Hipsh המעבדה למערכות ספרתיות מהירות High speed digital systems laboratory הטכניון - מכון טכנולוגי.

WATER LEVEL CONTROLLER USING 555 TIMER

M.S.P.V.L. Polytechnic College, Pavoorchatram

BASIC ELECTRONICS.

Designing a Circularly Polarized Antenna for EagleSat Dadija Bliudzius Embry-Riddle Aeronautical University NASA Space Grant.

Lab 3 page 1 ENT-DIGI-210 Lab 3 Notes ©Paul Godin Updated September 2007.

Digital Fundamentals Floyd Chapter 1 Tenth Edition

High Speed Digital Systems Lab Spring 2008 Students: Jenia Kuksin Alexander Milys Instructor: Yossi Hipsh Midterm Presentation Winter 2008/2009.

Presentation of the DriveLab Board Opal-RT Real-time institute 2009.

© 2009 Pearson Education, Upper Saddle River, NJ All Rights ReservedFloyd, Digital Fundamentals, 10 th ed Digital Fundamentals with PLD Programming.

Chapter 3 Basic Logic Gates William Kleitz Digital Electronics with VHDL, Quartus® II Version Copyright ©2006 by Pearson Education, Inc. Upper Saddle River,

Developing fast clock source with deterministic jitter Final review – Part A Yulia Okunev Supervisor -Yossi Hipsh HS-DSL Laboratory, Dept. of Electrical.

Developing fast clock source with deterministic jitter Midterm review Yulia Okunev Supervisor -Yossi Hipsh HS-DSL Laboratory, Dept. of Electrical Engineering.

Example Snapshots From Some Of The Signal Integrity Interactive Software Modules The following slides highlight some of the output graphs/plots from the.

Automatic accident avoiding system PROJECT MEMBERS MUTHUKUMAR.K (05ME33) SAKTHIDHASAN.S (05ME39) SAKTHIVEL.N (05ME40) VINOTH.S (05ME56) PROJECT GUIDE:

Ultra High Speed Digital Circuits Brandon Ravenscroft 12/03/2015.

© 2009 Pearson Education, Upper Saddle River, NJ All Rights Reserved Floyd, Digital Fundamentals, 10 th ed Digital Logic Design Dr. Oliver Faust.

PCB DESIGN Dr. P. C. Pandey EE Dept, IIT Bombay Rev. Jan’16.

ABE425 Engineering Measurement Systems Electronic Parts Dr. Tony E. Grift Dept. of Agricultural & Biological Engineering University of Illinois.

Presented by Sadhish Prabhu

Guide Presented by Mr.M Cheenya V.Abhinav Kumar 11E31A0422 Asst.Professor K.Shiva Kumar 11E31A0423 K.Rajashekhar 11E31A0424 K.Chaithanya Sree 11E31A0428.

HJD Institute of Technical Education & Research- Kera(Kutch) The 8051 Microcontroller architecture PREPARED BY: RAYMA SOHIL( )

Performed by: Jenia Kuksin & Alexander Milys Instructor: Mr. Yossi Hipsh המעבדה למערכות ספרתיות מהירות High speed digital systems laboratory הטכניון -

전자파 연구실 1. Fundamentals. 전자파 연구실 1.1 Frequency and time Passive circuit elements is emphasized in high speed digital design : Wires, PCB, IC- package.

High Speed Properties of Digital Gates, Copyright F. Canavero, R. Fantino Licensed to HDT - High Design Technology

IC packaging and Input - output signals

EE496 Design Review: Philip Robbins

EKT124 Digital Electronics 1 Introduction to Digital Electronics

The 8051 Microcontroller architecture

HIDDEN ACTIVE CELL PHONE DETECTOR

Clock Signals: 555 Timer 555 Timer Digital Electronics TM

UNIT-IV Application of Special I.C’s.

Designing a Circularly Polarized Antenna for EagleSat

Integrated Circuits.

Principles & Applications

GSM - GPS BASED VEHICLE TRACKING SYSTEM

555 Timer 555 Timer Digital Electronics TM 1.2 Introduction to Analog

ELEC207 Linear Integrated Circuits

Digital Fundamentals Floyd Chapter 1 Tenth Edition

Table 1. Pin Configuration of 555 timer

Presentation transcript:

High Speed Digital Systems laboratory Midterm Presentation Spring 2009 Cellular Signal Source Student : Hammad Abed Essam Masarwi Instructor: Yossi Hipsh

Project Description Designing Pulser which will illustrate how the cellular works during receiving and transmitting sms message. Pulser - will create a single / packet made of a short (0.5-1 nsec)/ long(10-13 nsec) pulse signal, with very low rise/fall time (200ps).

Block Diagram Splitter MC100EP11 OSC F=50MHz A N D MC100EP05 MUXMUX NC7SV157 MUX- ים בוחרים בין יציאת הרכיב הקודם לבין כניסת BNC 1 Shot MC74LCX74 MUXMUX Delay Chip MC100EP195 SN74LVC1T45DBVR Translater MC100EPT20 Delay Chip MC100EP195 Microstripline External controllers (Dip switches) ECL technology

Signals waveform After and operation ~0.5nsec Signal 1 after the translator and the delay Signal 2 after the translator and the delay Splitting the signal Oscillator waveform Vcc Gnd Level “1” 1-shot waveform 12ns Level “0” 8ns WIDE SHOW THE SLOPES

Output output Q Q# DC hight Output #

D-1318 PCB development : D-1318 Block diagram Electrical scheme Table of components and status Components places upon the printed board Components places upon the printed board

PCB stack up FR4 Insulator - 1 Oz = m”m PCB thickness ~1.6m”m Components & microstriplines GND Vtt = 1.33[Volt] Vcc = 3.3 [Volt] Signal control L1 Signal control L2 FR4

Parts List NameComponent code Status 1.OscillatorK1144ACEValid 2.MuxNC7SV157Valid 3.Dual supply bus SN74LVC1T45DBVR Valid 4.1-shot (Flip flops)MC74LCX74Valid 5.Translator TTL to ECLMC100EPT20Valid 6.SplitterMC100EP11Valid 7.Programmable delay chipMC100EP195Valid 8.AND gateMC100EP05Valid 9.SMA connectors-Valid 10.Dip switch 4 switches76RSB04STValid 11.Dip switch 12 switches76RSB12STValid 12.Capacitors-Valid 13.Resistors-Valid

Electrical scheme

High speed Transmit ion lines MC100EPT20  MC100EP11 MC100EPT20  MC100EP11 1. pin 2  pin 7 2. pin 3  pin 6 MC100EP11  (1),(2) MC100EP195 MC100EP11  (1),(2) MC100EP pin 1  pin 4 (1) 2. pin 2  pin 5 (1) 3. pin 3  pin 4 (2) 4. pin 4  pin 5 (2) MC100EP195 (1),(2)  MC100EP05 MC100EP195 (1),(2)  MC100EP05 1. pin 21 (1)  pin 1 2. pin 20 (1)  pin 2 3. pin 21 (2)  pin 3 4. pin 20 (2)  pin 4 MC100EP05 (OUTPUT) Pins : 6,7

Microstripline features (PCB editor) Microstripline Metal 1 t h w Z 0 = impedance of free space. dielectric constant of substrate. w = width of strip. h = thickness ('height') of substrate. t = thickness of strip metallization.

References Wikipedia Microwaves, K. C. Gupta, New age international p