02/24/2012 5 th FIB/SEM User Group Meeting, Washington DC Valery Ray Developing FIB GAE Recipes: Practical Application of “Unfinished.

Slides:



Advertisements
Similar presentations
Sputtering Eyal Ginsburg WW49/00.
Advertisements

Sputtering Eyal Ginsburg WW46/02.
Reaction Energy and Reaction Kinetics
Geometrically Optimized mPAD Device for Cell Adhesion Professor Horacio Espinosa – ME 381 Final Project Richard Besen Albert Leung Feng Yu Yan Zhao Fall.
How can ALD throughput be increased? How can ALD throughput be increased? Mikhail Erdmanis
48th International Conference EIPBN 2004, San Diego CA Gas Delivery and Virtual Process Chamber Concept for Gas Assisted Material Processing in Focused.
Tutorial 3 Derek Wright Wednesday, February 2 nd, 2005.
ECE/ChE 4752: Microelectronics Processing Laboratory
Silicon Oxidation ECE/ChE 4752: Microelectronics Processing Laboratory Gary S. May January 15, 2004.
Valery Ray Particle Beam Systems & Technology, Methuen, USA High-Throughput Milling of HAR Vias with Concentrated Gas Delivery.
Valery Ray Particle Beam Systems & Technology, Methuen, USA Fluorocarbon Precursor for High Aspect Ratio Via Milling in Focused.
C. Hibert, EPFL-CMICMI-Comlab revue, june 4th, 2002 Dry etching in MEMS fabrication by Cyrille Hibert in charge of etching activities in CMI clean room.
PLASMA ATOMIC LAYER ETCHING*
Microelectronics Processing
Chemical Vapor Deposition ( CVD). Chemical vapour deposition (CVD) synthesis is achieved by putting a carbon source in the gas phase and using an energy.
PLASMA ATOMIC LAYER ETCHING USING CONVENTIONAL PLASMA EQUIPMENT*
The Deposition Process
ECE/ChE 4752: Microelectronics Processing Laboratory
INTEGRATED CIRCUITS Dr. Esam Yosry Lec. #5.
Thin Film Deposition Prof. Dr. Ir. Djoko Hartanto MSc
MEMs Fabrication Alek Mintz 22 April 2015 Abstract
Etching and Cleaning Cleaning remove contaminated layers Etching remove defect layers, form pattern by selective material removal Wet etching: using reactive.
1 ME 381R Fall 2003 Micro-Nano Scale Thermal-Fluid Science and Technology Lecture 18: Introduction to MEMS Dr. Li Shi Department of Mechanical Engineering.
Top-down approach for formation of nanostructures: Lithography with light, electrons and ions Seminar Nanostrukturierte Festkörper, Martin Hulman.
McGill Nanotools Microfabrication Processes
PC4250 Secondary Ion Mass Spectrometry (SIMS). What is SIMS? SIMS is a surface analysis technique used to characterize the surface and sub-surface region.
반도체 제작 공정 재료공정실험실 동아대학교 신소재공학과 손 광 석 隨處作主立處開眞
INTEGRATED CIRCUITS Dr. Esam Yosry Lec. #2. Chip Fabrication  Silicon Ingots  Wafers  Chip Fabrication Steps (FEOL, BEOL)  Processing Categories 
Comparison of various TSV technology
Resistless Fabrication of Embedded Nanochannels by FIB Patterning, Wet Etching and Atomic Layer Deposition Zhongmei Han Marko Vehkamaki Markku Leskelä.
Chapter Extra-2 Micro-fabrication process
FIB User Group, Washington DC, USA Valery Ray PBS&T FREUD Applications of FIB Invasive FIB Attacks and Countermeasures in Hardware.
Growth and Characterization of Co nanoparticles and nanowires 劉全璞國立成功大學材料科學及工程學系半導體奈米材料實驗室.
Sputter deposition.
Divergent Illumination Optical Testing Device M. Fried 1, Z. Horváth 2, G. Juhász 1, O. Polgár 1, T. Mosoni 1, P. Petrik 1 1 Research Institute for Technical.
Chapter 121 Chapter 12: Kinetics; Outline 1. Introduction  2. macroscopic determination of rate (experimental) define rate  define rate law, rate constant,
Dry Etching + Additive Techniques
Top Down Manufacturing
Valery Ray Particle Beam Systems & Technology, Methuen, USA High-Throughput Milling of HAR Vias with Concentrated Gas Delivery.
Top Down Method Etch Processes
Introduction EE1411 Manufacturing Process. EE1412 What is a Semiconductor? Low resistivity => “conductor” High resistivity => “insulator” Intermediate.
CERN, November 2005 Claudio Piemonte RD50 workshop Claudio Piemonte a, Maurizio Boscardin a, Alberto Pozza a, Sabina Ronchin a, Nicola Zorzi a, Gian-Franco.
Valery Ray Particle Beam Systems & Technology, Methuen, USA CAD – less Blind Navigation in Focused Ion Beam System PBS&T Chris.
Manufacture of High Aspect Ratio Carbon Nanotube Atomic Force Microscopy Probes Y.N. Emirov 1, J.D. Schumacher 1, M. M. Beerbom 1, B. Lagel 1 B.B. Rossie.
Nanowire Doping via Monolayer Doping Patrick Bennett, AS&T Ho, et. al. Nature Materials 7, (2008)
Etch Process Input and Output Parameters Process Modeling how to use input parameters to achieve desired output parameters Process Model Quality parameter1.
Valery Ray Particle Beam Systems & Technology, Methuen, USA High Aspect Ratio Via Milling Endpoint Phenomena in Focused Ion Beam.
Thin Film Deposition. Types of Thin Films Used in Semiconductor Processing Thermal Oxides Dielectric Layers Epitaxial Layers Polycrystalline Silicon Metal.
Reaction Rates Ch 18 Notes. Collision Theory 1.Reacting substances (atoms, ions, molecules, etc.) must collide in order to react 2.Collisions have to.
Trieste, 8-10 November 1999 CMOS technology1 Design rules The limitations of the patterning process give rise to a set of mask design guidelines called.
K. GANAPATHI RAO (13031D6003) Presence of Mr. Sumair sir.

Scaling
How Fast Does the Reaction Go?
FRONT END PROCESSES - CLEANING, LITHOGRAPHY, OXIDATION
Simulation of feature profile evolution for thin film processes involving simultaneous deposition and etching Nathan Marchack, Calvin Pham, John Hoang.
OUTLINE 1. Electrical simulation of VCSELs : standard structures
High Aspect Ratio Si Etching in STS2
Ion Beams for Surface Topology Modification
Chemical Reactions Unit
Etch Dry and Wet Etches.
1.6 Magnetron Sputtering Perpendicular Electric Magnetic Fields.
Software description cosma pulse
Easy-to-use Reactive Ion Etching equipment
PBS&T What Gas Concentrator Does in Focused Ion Beam System? Applicable to Focused Electron Beam Systems and Broad-Beam Apparatus Valery Ray
How Fast Does the Reaction Go?
Kinetics - Reaction Rates
Processing of Endpoint Information from HAR Vias
3D sensors: status and plans for the ACTIVE project
Presentation transcript:

02/24/ th FIB/SEM User Group Meeting, Washington DC Valery Ray Developing FIB GAE Recipes: Practical Application of “Unfinished Theory” PBS&T

02/24/ th FIB/SEM User Group Meeting, Washington DC 2 Outline  Yield Enhancement and Milling Rate criteria for characterizing beam GAE processes  Choosing beam raster parameters to maximize Milling Rate  Numerical and image examples  Conclusion

02/24/ th FIB/SEM User Group Meeting, Washington DC 3 GAE Recipe Development: Dose Enhancement vs. Milling Rate  Established GAE theory (K. Edinger, JVST B 18(6) 2000 and Microelectron. Eng. 57–58, 2001, also I. Utke et. al. JVST B 26(4) 2008) is developed with emphasis on yield enhancement criteria  Miling rate is better suitable for practical applications: » Recipes with maximized milling rates are required for etching High Aspect Ratio vias » Recipes with minimized milling rates are required for uniform deprocessing of Cu with minimal dielectric over-etch » Recipes with highest ratio of chemical milling rate to physical sputtering rate are required for high material selectivity

02/24/ th FIB/SEM User Group Meeting, Washington DC 4 GAE Recipe Development: Yield Equation Yield = = AR + AS Removed Atoms Incident Ions Jt D AR (Atoms Reacted) – FAST, parameter-sensitive, not limited by aspect ratio. AS (Atoms Sputtered) –SLOW, limited by aspect ratio J - Ion Beam Current Density t D – Time of beam dwell within the pixel

02/24/ th FIB/SEM User Group Meeting, Washington DC 5 GAE Recipe Development: Reactive Yield vs. Mill Parameters Effect on AR (Reactive Yield) Pixel Refresh 1~ 10mSec Pixel Overlap ~ 0 PixelDwell 50 nSec Parameter and Limit

02/24/ th FIB/SEM User Group Meeting, Washington DC 6 GAE Recipe Development: Phases of GAE Within Dwell Point t D = t AR + t AS t D → t AR, and t AS → 0 High-Rate GAE within dwell point requires shortest practically possible dwell time Chemical reactions occur on pico-second scale FIB dwell times are 10s or 100s of nanoseconds

02/24/ th FIB/SEM User Group Meeting, Washington DC 7 GAE Recipe Development: View from the Dwell Point  GAE process is happening within dwell point  Replenishment of gas begins when primary particle beam moves away from the dwell point  Therefore refresh time of each dwell point (not the “raster”) is critical for gas replenishment

02/24/ th FIB/SEM User Group Meeting, Washington DC 8 GAE Recipe Development: Optimal Raster Time t Raster = t Refresh = Σt Di i=0 n Raster time equivalent to optimal refresh time provides most efficient GAE

02/24/ th FIB/SEM User Group Meeting, Washington DC 9 GAE Recipe Development: Refresh Time and Number of Dwell Points N DP = t Refresh t D(Min.) Practical Practical t D(Min.) for modern FIBs is in the range of 200nSec to 50nSec

02/24/ th FIB/SEM User Group Meeting, Washington DC 10 GAE Recipe Development: Via Size Defines Dwell Point Distance dX = dY = L (Sqrt (N) - 1) Dwell points are desirable on the edges of the via

02/24/ th FIB/SEM User Group Meeting, Washington DC 11 GAE Recipe Development: Dwell Point Distance = Beam Size  Beam diameter equivalent to pixel distance ensures high reactive yield  Corresponding beam current value is controlled by ion optics; diffused beam is desirable D Beam = dX = dY For uniform orthogonal raster:

02/24/ th FIB/SEM User Group Meeting, Washington DC 12 GAE Recipe Development: Numerical Example of HAR Recipe 2μm x 2μm via in Si milled with Cl 2 (t Refresh = 1 mSec) on system with minimal dwell 0.2 μSec: N = 1000μSec / 0.2μSec = 5000 pixels / raster Beam Diamter = dX = dY = 2μm / (Sqrt(5000) – 1) = ~ 30 nm Corresponding beam current depends on FIB system, but typically will be around 20pA to 10pA or even lower Beam current can be increased for low (less then 5:1) aspect ratio work (surface micromachining)

02/24/ th FIB/SEM User Group Meeting, Washington DC 13 GAE Recipe Development: 10:1 HAR Via Etching Example 6.2μm 0.68μm 0.67μm Needle gas injector Trifluoroacetic Acid Precursor SiO2 substrate ~10min. etching time ~0.6um/min etching rate for 10:1 aspect ratio

02/24/ th FIB/SEM User Group Meeting, Washington DC 14 Dose nC Time min. Contact, μm All vias are 5μm deep XeF2 precursor on SiO2 substrate “Proof of Concept” test, milling small HAR vias with Beehive concentrator on FEI Vectra 986+ system GAE Recipe Development: 10:1 to 25:1 HAR Via Etching Example Flat ~0.7um/min milling rate with gas concentrator for aspect ratios 10:1 to 25:1

02/24/ th FIB/SEM User Group Meeting, Washington DC 15 GAE Recipe Development: Cu deprocessing Examples 100nm Cu line cut over 100nm dielectric Flat deprocessing through four layers of “Dummy” Cu

02/24/ th FIB/SEM User Group Meeting, Washington DC 16 Conclusions  Milling rate criteria is better suitable for characterizing practical GAE processes  Reviewing GAE process from the perspective of beam dwell point allows converting yield-based theory to rate- based practical applications  Rate-optimized GAE process establishes direct relationship between size of repair and beam diameter

02/24/ th FIB/SEM User Group Meeting, Washington DC