Block-level 3D IC Design with Through-Silicon-Via Planning Dae Hyun Kim, Rasit Onur Topaloglu, and Sung Kyu Lim Department of Electrical and Computer Engineering,

Slides:



Advertisements
Similar presentations
MICRO-BUMP ASSIGNMENT FOR 3D ICS USING ORDER RELATION TA-YU KUAN, YI-CHUN CHANG, TAI-CHEN CHEN DEPARTMENT OF ELECTRICAL ENGINEERING, NATIONAL CENTRAL UNIVERSITY,
Advertisements

THERMAL-AWARE BUS-DRIVEN FLOORPLANNING PO-HSUN WU & TSUNG-YI HO Department of Computer Science and Information Engineering, National Cheng Kung University.
Caleb Serafy and Ankur Srivastava Dept. ECE, University of Maryland
Greedy Algorithms Greed is good. (Some of the time)
Hsi-An Chien Ting-Chi Wang Redundant-Via-Aware ECO Routing ASPDAC2014.
Wen-Hao Liu1, Yih-Lang Li, and Cheng-Kok Koh Department of Computer Science, National Chiao-Tung University School of Electrical and Computer Engineering,
X-Architecture Placement Based on Effective Wire Models Tung-Chieh Chen, Yi-Lin Chuang, and Yao-Wen Chang Graduate Institute of Electronics Engineering.
A Size Scaling Approach for Mixed-size Placement Kalliopi Tsota, Cheng-Kok Koh, Venkataramanan Balakrishnan School of Electrical and Computer Engineering.
Shuai Li and Cheng-Kok Koh School of Electrical and Computer Engineering, Purdue University West Lafayette, IN, Mixed Integer Programming Models.
Ripple: An Effective Routability-Driven Placer by Iterative Cell Movement Xu He, Tao Huang, Linfu Xiao, Haitong Tian, Guxin Cui and Evangeline F.Y. Young.
National Tsing Hua University Po-Yang Hsu,Hsien-Te Chen,
Paul Falkenstern and Yuan Xie Yao-Wen Chang Yu Wang Three-Dimensional Integrated Circuits (3D IC) Floorplan and Power/Ground Network Co-synthesis ASPDAC’10.
Coupling-Aware Length-Ratio- Matching Routing for Capacitor Arrays in Analog Integrated Circuits Kuan-Hsien Ho, Hung-Chih Ou, Yao-Wen Chang and Hui-Fang.
Krit Athikulwongse, Dae Hyun Kim, Moongon Jung, and Sung Kyu Lim
An ILP-based Automatic Bus Planner for Dense PCBs P. C. Wu, Q. Ma and M. D. F. Wong Department of Electrical and Computer Engineering, University of Illinois.
38 th Design Automation Conference, Las Vegas, June 19, 2001 Creating and Exploiting Flexibility in Steiner Trees Elaheh Bozorgzadeh, Ryan Kastner, Majid.
Power-Aware Placement
On Legalization of Row-Based Placements Andrew B. KahngSherief Reda CSE & ECE Departments University of CA, San Diego La Jolla, CA 92093
Delay and Power Optimization with TSV-aware 3D Floorplanning M. A. Ahmed and M. Chrzanowska-Jeske Portland State University, Oregon, USA ISQED 2014.
Floorplanning and Signal Assignment for Silicon Interposer-based 3D ICs W. H. Liu, M. S. Chang and T. C. Wang Department of Computer Science, NTHU, Taiwan.
Metal Layer Planning for Silicon Interposers with Consideration of Routability and Manufacturing Cost W. Liu, T. Chien and T. Wang Department of CS, NTHU,
Chip Planning 1. Introduction Chip Planning:  Deals with large modules with −known areas −fixed/changeable shapes −(possibly fixed locations for some.
VLSI Physical Design: From Graph Partitioning to Timing Closure Chapter 5: Global Routing © KLMH Lienig 1 FLUTE: Fast Lookup Table Based RSMT Algorithm.
Chih-Hung Lin, Kai-Cheng Wei VLSI CAD 2008
Mixed Non-Rectangular Block Packing for Non-Manhattan Layout Architectures M. Wu, H. Chen and J. Jou Department of EE, NCTU HsinChu, Taiwan ISQED 2011.
Introduction to Routing. The Routing Problem Apply after placement Input: –Netlist –Timing budget for, typically, critical nets –Locations of blocks and.
MGR: Multi-Level Global Router Yue Xu and Chris Chu Department of Electrical and Computer Engineering Iowa State University ICCAD
A Topology-based ECO Routing Methodology for Mask Cost Minimization Po-Hsun Wu, Shang-Ya Bai, and Tsung-Yi Ho Department of Computer Science and Information.
Area-I/O Flip-Chip Routing for Chip-Package Co-Design Progress Report 方家偉、張耀文、何冠賢 The Electronic Design Automation Laboratory Graduate Institute of Electronics.
Authors: Jia-Wei Fang,Chin-Hsiung Hsu,and Yao-Wen Chang DAC 2007 speaker: sheng yi An Integer Linear Programming Based Routing Algorithm for Flip-Chip.
IEEE TRANSACTIONS ON PARALLEL AND DISTRIBUTED SYSTEMS 2007 (TPDS 2007)
CAFE router: A Fast Connectivity Aware Multiple Nets Routing Algorithm for Routing Grid with Obstacles Y. Kohira and A. Takahashi School of Computer Science.
Network Models (2) Tran Van Hoai Faculty of Computer Science & Engineering HCMC University of Technology Tran Van Hoai.
TSV-Aware Analytical Placement for 3D IC Designs Meng-Kai Hsu, Yao-Wen Chang, and Valerity Balabanov GIEE and EE department of NTU DAC 2011.
Wen-Hao Liu 1, Yih-Lang Li 1, and Kai-Yuan Chao 2 1 Department of Computer Science, National Chiao-Tung University, Hsin-Chu, Taiwan 2 Intel Architecture.
Johann Knechtel, Igor L. Markov and Jens Lienig University of Michigan, EECS Department, Ann Arbor USA Dresden University of Technology, EE Department,
Low-Power Gated Bus Synthesis for 3D IC via Rectilinear Shortest-Path Steiner Graph Chung-Kuan Cheng, Peng Du, Andrew B. Kahng, and Shih-Hung Weng UC San.
An Efficient Clustering Algorithm For Low Power Clock Tree Synthesis Rupesh S. Shelar Enterprise Microprocessor Group Intel Corporation, Hillsboro, OR.
BSG-Route: A Length-Matching Router for General Topology T. Yan and M. D. F. Wong University of Illinois at Urbana-Champaign ICCAD 2008.
Efficient Multi-Layer Obstacle- Avoiding Rectilinear Steiner Tree Construction Chung-Wei Lin, Shih-Lun Huang, Kai-Chi Hsu,Meng-Xiang Li, Yao-Wen Chang.
A NEW ECO TECHNOLOGY FOR FUNCTIONAL CHANGES AND REMOVING TIMING VIOLATIONS Jui-Hung Hung, Yao-Kai Yeh,Yung-Sheng Tseng and Tsai-Ming Hsieh Dept. of Information.
Thermal-aware Steiner Routing for 3D Stacked ICs M. Pathak and S.K. Lim Georgia Institute of Technology ICCAD 07.
Bus-Pin-Aware Bus-Driven Floorplanning B. Wu and T. Ho Department of Computer Science and Information Engineering NCKU GLSVLSI 2010.
Regularity-Constrained Floorplanning for Multi-Core Processors Xi Chen and Jiang Hu (Department of ECE Texas A&M University), Ning Xu (College of CST Wuhan.
Massachusetts Institute of Technology 1 L14 – Physical Design Spring 2007 Ajay Joshi.
AUTOMATIC BUS PLANNER FOR DENSE PCBS Hui Kong, Tan Yan and Martin D.F. Wong Department of Electrical and Computer Engineering, University of Illinois at.
Placement. Physical Design Cycle Partitioning Placement/ Floorplanning Placement/ Floorplanning Routing Break the circuit up into smaller segments Place.
Jason Cong‡†, Guojie Luo*†, Kalliopi Tsota‡, and Bingjun Xiao‡ ‡Computer Science Department, University of California, Los Angeles, USA *School of Electrical.
IO CONNECTION ASSIGNMENT AND RDL ROUTING FOR FLIP-CHIP DESIGNS Jin-Tai Yan, Zhi-Wei Chen 1 ASPDAC.2009.
GLARE: Global and Local Wiring Aware Routability Evaluation Yaoguang Wei1, Cliff Sze, Natarajan Viswanathan, Zhuo Li, Charles J. Alpert, Lakshmi Reddy,
ARCHER:A HISTORY-DRIVEN GLOBAL ROUTING ALGORITHM Muhammet Mustafa Ozdal, Martin D. F. Wong ICCAD ’ 07.
Register Placement for High- Performance Circuits M. Chiang, T. Okamoto and T. Yoshimura Waseda University, Japan DATE 2009.
1 Efficient Obstacle-Avoiding Rectilinear Steiner Tree Construction Chung-Wei Lin, Szu-Yu Chen, Chi-Feng Li, Yao-Wen Chang, Chia-Lin Yang National Taiwan.
A Stable Fixed-outline Floorplanning Method Song Chen and Takeshi Yoshimura Graduate School of IPS, Waseda University March, 2007.
TSV-Constrained Micro- Channel Infrastructure Design for Cooling Stacked 3D-ICs Bing Shi and Ankur Srivastava, University of Maryland, College Park, MD,
ECE 260B – CSE 241A /UCB EECS Kahng/Keutzer/Newton Physical Design Flow Read Netlist Initial Placement Placement Improvement Cost Estimation Routing.
Simultaneous Analog Placement and Routing with Current Flow and Current Density Considerations H.C. Ou, H.C.C. Chien and Y.W. Chang Electronics Engineering,
ILP-Based Inter-Die Routing for 3D ICs Chia-Jen Chang, Pao-Jen Huang, Tai-Chen Chen, and Chien-Nan Jimmy Liu Department of Electrical Engineering, National.
Routability-driven Floorplanning With Buffer Planning Chiu Wing Sham Evangeline F. Y. Young Department of Computer Science & Engineering The Chinese University.
LEMAR: A Novel Length Matching Routing Algorithm for Analog and Mixed Signal Circuits H. Yao, Y. Cai and Q. Gao EDA Lab, Department of CS, Tsinghua University,
1 NTUplace: A Partitioning Based Placement Algorithm for Large-Scale Designs Tung-Chieh Chen 1, Tien-Chang Hsu 1, Zhe-Wei Jiang 1, and Yao-Wen Chang 1,2.
Routing Topology Algorithms Mustafa Ozdal 1. Introduction How to connect nets with multiple terminals? Net topologies needed before point-to-point routing.
Timing Model Reduction for Hierarchical Timing Analysis Shuo Zhou Synopsys November 7, 2006.
High-Performance Global Routing with Fast Overflow Reduction Huang-Yu Chen, Chin-Hsiung Hsu, and Yao-Wen Chang National Taiwan University Taiwan.
Partial Reconfigurable Designs
St. Edward’s University
Solving maximum flows on distribution networks:
Chapter 6 Network Flow Models.
Under a Concurrent and Hierarchical Scheme
FLUTE: Fast Lookup Table Based RSMT Algorithm for VLSI Design
Presentation transcript:

Block-level 3D IC Design with Through-Silicon-Via Planning Dae Hyun Kim, Rasit Onur Topaloglu, and Sung Kyu Lim Department of Electrical and Computer Engineering, Georgia Institute of Technology, GLOBALFOUNDRIES ASP-DAC 2012

Outline INTRODUCTION 3D WIRELENGTH METRICS ESTIMATION OF TSV LOCATIONS TSV ASSIGNMENT EXPERIMENTAL RESULTS

Introduction

3D WireLength Metrics 3D Bounding Boxes

3D WireLength Metrics Single TSV insertion: To connect blocks placed in two adjacent dies, we use only one TSV. HPWL based on 2D bounding boxes(HPWL-2DBB) Multiple TSV insertion: To connect blocks placed in two adjacent dies, we use multiple TSVs if inserting multiple TSVs reduces the total wirelength further. Subnet-based 3D Half-Perimeter Wirelength(HPWL-3D)

3D Half-Perimeter Wirelength Based on Bounding Boxes HPWL-2DBB = Σ(h i +w i )+2d If we use the single TSV insertion, HPWL- 2DBB produces the most accurate HWPL- based 3D wirelength.

Subnet-based 3D Half-Perimeter Wirelength HPWL-3D(Hi) = d ・ N TSV,i +HPWL(B i,j ),

SIGNAL TSV PLANNING

ESTIMATION OF TSV LOCATIONS Computation of a Die Span of a Steiner Point Insertion of TSVs into and between Steiner Points Construction of Subnets

Computation of a Die Span of a Steiner Point Definition 1: A die span of a point is the range of dies that the point connects.

Insertion of TSVs into and between Steiner Points After we expand a 2D RSMT to a 3D RST, we insert TSVs into and between Steiner points as follows: If top of a Steiner point is smaller than its bot, we insert TSVs from the (top)-th die to the (bot-1)-th die. If the die spans of two adjacent Steiner points do not overlap, we also insert TSVs between the two Steiner points.

Construction of Subnets After we find TSV locations for a 3D net, we construct subnets for the net. The construction algorithm is based on iterative search. For a point p in a 3D RST, we create an empty set S, insert p into S, and traverse adjacent points from p. If an adjacent point j is in the same die with p, we insert j into S. If j is in a different die, we stop traversing through j. After we finish traversing, we find a non- empty set S, which becomes a subnet. We repeat this process until we traverse all the points in the 3D RST.

TSV ASSIGNMENT Since TSVs cannot be inserted into functional blocks, we should assign estimated TSV locations to nearby whitespace blocks. To assign TSVs to whitespace blocks, we use a minimum-cost flow formulation.

Global TSV Assignment CostCap s → T i 01 T i → W j d(T i,W j )*1 W j → t0# of aviable TSV slot in Whitespace block W j * d(x,y) means the Manhattan distance between x and y Solve this minimum-cost flow problem for each die.

Local TSV Assignment Replace the whitespace blocks (W j ) by available TSV slots (S j ) in each whitespace block and the maximum capacity of edge S j → t by 1. The cost of edge T i → S j is computed by the Manhattan distance from Ti to S j. Solve this minimum-cost flow problem for each whitespace block.

In our signal TSV planning, we need to manipulate whitespace in two cases. First, if we fail to assign TSVs to whitespace blocks, we should insert more whitespace. Second, even if we successfully assign TSVs to whitespace blocks, we could improve the current floorplan by manipulating whitespace. Whitespace Manipulation

As a preparation step, we first extract whitespace, create four variables (left, right, bottom, top) for each functional block, and create one variable (demand) for each whitespace block. For each TSV, to compute the demand we use the following function: where y is the demand, C MAX is 1.0, C MIN is 0.01, D MAX is W DIE /6.0, D MIN to W DIE /12.0 where W DIE is the die width, and x is the distance. Whitespace Manipulation

We also compute the Manhattan distance from each TSV location to each whitespace block in the same die and add a demand to the demand variable of the whitespace block using the same demand function.

Whitespace Manipulation If the most demanding spot is a boundary of a functional block, we insert a unit whitespace block, which is pre- determined by a user, to the boundary. If the most demanding spot is a whitespace block, we expand the whitespace block by inserting a unit whitespace block to the whitespace block.

EXPERIMENTAL RESULTS

Conclusions This paper proposed a signal TSV planning method to insert signal TSVs effectively. TSV planner show 7% to 38% shorter wirelength than those generated by the state-of-the-art 3D floorplanner. 3D RST-based multiple TSV insertion reduces total wirelength more effectively than the single TSV insertion by up to 37%.

Thank you