Total Dose Effects on Devices and Circuits - Principles and Limits of Ground Evaluation-

Slides:



Advertisements
Similar presentations
MICROWAVE FET Microwave FET : operates in the microwave frequencies
Advertisements

VTU Syllabus BASIC ELECTRONICS P. S. AITHAL
6.1 Transistor Operation 6.2 The Junction FET
Physical structure of a n-channel device:
Digital Electronics Logic Families TTL and CMOS.
MODULE SYSTEM LOGIC GATE CIRCUIT DQ CMOS Inverter ASIC Full-Custom Semi-Custom Programmable FPGA PLD Cell-Based Gate Arrays General Purpose DRAM & SRAM.
(Neil weste p: ).  A MOS transistor is a majority-carrier device, in which the current in a conducting channel between the source and the drain.
From analog to digital circuits A phenomenological overview Bogdan Roman.
Chapter 6 The Field Effect Transistor
MOSFETs Monday 19 th September. MOSFETs Monday 19 th September In this presentation we will look at the following: State the main differences between.
Lecture 11: MOS Transistor
Lecture #26 Gate delays, MOS logic
Introduction to VLSI Circuits and Systems, NCUT 2007 Chapter 6 Electrical Characteristic of MOSFETs Introduction to VLSI Circuits and Systems 積體電路概論 賴秉樑.
Lecture 15 OUTLINE MOSFET structure & operation (qualitative)
Lecture #16 OUTLINE Diode analysis and applications continued
The metal-oxide field-effect transistor (MOSFET)
Radiation Effects in Microelectronics EE-698a Course Seminar by Aashish Agrawal.
Week 8b OUTLINE Using pn-diodes to isolate transistors in an IC
Lecture 0: Introduction. CMOS VLSI Design 4th Ed. 0: Introduction2 Introduction  Integrated circuits: many transistors on one chip.  Very Large Scale.
EE415 VLSI Design The Devices: Diode [Adapted from Rabaey’s Digital Integrated Circuits, ©2002, J. Rabaey et al.]
EE 466: VLSI Design Lecture 03.
1/f noise in devices 전광선.
Digital Integrated Circuits© Prentice Hall 1995 Introduction The Devices.
G.K.BHARAD INSTITUTE OF ENGINEERING DIVISION :D (C.E.) Roll Number :67 SUBJECT :PHYSICS SUBJECT CODE : Presentation By: Kartavya Parmar.
Norhayati Soin 06 KEEE 4426 WEEK 7/1 6/02/2006 CHAPTER 2 WEEK 7 CHAPTER 2 MOSFETS I-V CHARACTERISTICS CHAPTER 2.
The NPN transistor as a circuit element
EXAMPLE 10.1 OBJECTIVE Solution
SOGANG UNIVERSITY SOGANG UNIVERSITY. SEMICONDUCTOR DEVICE LAB. Bipolar Junction Transistor (1) SD Lab. SOGANG Univ. BYUNGSOO KIM.
1 Radiation tolerance of commercial 130nm CMOS technologies for High Energy Physics Experiments Federico Faccio for the CERN(PH/MIC)-DACEL * collaboration.
© Digital Integrated Circuits 2nd Devices Device Dr. Shiyan Hu Office: EERC 731 Adapted and modified from Digital Integrated Circuits: A.
EXAMPLE 6.1 OBJECTIVE Fp = 0.288 V
Class 02 DICCD Transistors: Silicon Transistors are built out of silicon, a semiconductor Pure silicon is a poor conductor (no free charges) Doped.
Field Effect Transistor. What is FET FET is abbreviation of Field Effect Transistor. This is a transistor in which current is controlled by voltage only.
NMOS PMOS. K-Map of NAND gate CMOS Realization of NAND gate.
Process Variation Mohammad Sharifkhani. Reading Textbook, Chapter 6 A paper in the reference.
Microelectronic Circuit Design McGraw-Hill Chapter 4 Field-Effect Transistors Microelectronic Circuit Design Richard C. Jaeger Travis N. Blalock.
Short Channel Effects in MOSFET
Junction Capacitances The n + regions forms a number of planar pn-junctions with the surrounding p-type substrate numbered 1-5 on the diagram. Planar junctions.
P/MAPLD 2004 King Permission to copy or reprint is not required, but appropriate credit must be given to The Aerospace Corporation for the generation of.
1 Chapter 5. Metal Oxide Silicon Field-Effect Transistors (MOSFETs)
Structure and Operation of MOS Transistor
ISAT 436 Micro-/Nanofabrication and Applications Transistors David J. Lawrence Spring 2004.
Lecture 18 OUTLINE The MOS Capacitor (cont’d) – Effect of oxide charges – V T adjustment – Poly-Si gate depletion effect Reading: Pierret ; Hu.
Device EE4271 VLSI Design Dr. Shiyan Hu Office: EERC 518
Introduction to semiconductor technology. Outline –7 Field effect transistors MOS transistor ”current equation" MOS transistor channel mobility Substrate.
HO #3: ELEN Review MOS TransistorsPage 1S. Saha Long Channel MOS Transistors The theory developed for MOS capacitor (HO #2) can be directly extended.
EXAMPLE 4.1 OBJECTIVE Solution Comment
Full-Wave (Bridge) Rectifier
CHAPTER 6: MOSFET & RELATED DEVICES CHAPTER 6: MOSFET & RELATED DEVICES Part 2.
Introduction to semiconductor technology. Outline –6 Junctions Metal-semiconductor junctions –6 Field effect transistors JFET and MOS transistors Ideal.
Integrated Circuit Devices
Metal-oxide-semiconductor field-effect transistors (MOSFETs) allow high density and low power dissipation. To reduce system cost and increase portability,
Effects of Device Aging on Microelectronics Radiation Response and Reliability D. M. Fleetwood, M. P. Rodgers, L. Tsetseris, X. J. Zhou, I. Batyrev, S.
June 13, MURI Annual Review X. J. Zhou, et al 1 Effects of Switched-Bias Annealing on Charge Trapping in HfO 2 high-  Gate Dielectrics X. J.
BJT Bipolar Junction Transistors (BJT) Presented by D.Satishkumar Asst. Professor, Electrical & Electronics Engineering
COURSE NAME: SEMICONDUCTORS Course Code: PHYS 473 Week No. 8.
CHAPTER 6: MOSFET & RELATED DEVICES CHAPTER 6: MOSFET & RELATED DEVICES Part 1.
Chapter 6 The Field Effect Transistor
Smruti R. Sarangi IIT Delhi
Recall Last Lecture Common collector Voltage gain and Current gain
Chapter 4 Bipolar Junction Transistor
Revision CHAPTER 6.
VLSI design Short channel Effects in Deep Submicron CMOS
Kai Nia, Enxia Zhanga, Ronald D. Schrimpfa,
PhD student: Matteo Brucoli - EN/STI/ECE
FIELD EFFECT TRANSISTOR
EXAMPLE 7.1 BJECTIVE Determine the total bias current on an IC due to subthreshold current. Assume there are 107 n-channel transistors on a single chip,
Chapter 4 Bipolar Junction Transistor
Solid State Electronics ECE-1109
Dr. Hari Kishore Kakarla ECE
Presentation transcript:

Total Dose Effects on Devices and Circuits - Principles and Limits of Ground Evaluation-

Total Dose Effects on Devices and Circuits 2 Outline n Sensitive structures and degradation processes n Rules for effective device selection n Limits of total dose evaluations

Total Dose Effects on Devices and Circuits 3 Problematic of total dose ground evaluation n Impossible to reproduce in-orbit device environment u radiative environment complexity u operating conditions(bias, temperature) n Necessary to understand the physics to establish rules to extrapolate from ground to space n Need of realistic data for non-hardened devices n Need of realistic data for non-hardened devices (COTS)

Total Dose Effects on Devices and Circuits 4 One answer: reasonable conservativity n Conservative conditions to assure that: u a satisfying behaviour during device evaluation implies u a satisfying in-orbit behaviour n “Reasonable” for “not too much” n These conditions must be defined regarding each experimental parameter modifying the device degradation u Irradiation nature u Dose rate/experiment duration u Device bias and temperature

Total Dose Effects on Devices and Circuits 5 Sensitive structures (Si technologies) nMOS transistor p-type Si substrate Gate oxide n+ Interface NPN bipolar transistor p-type base n-type collector Surface passivation oxide n+ emitter Interface

Total Dose Effects on Devices and Circuits 6 MOS structure degradation mechanism Gate (Vg) Oxide Interface Silicon E Energy

Total Dose Effects on Devices and Circuits 7 DrainSource Ideal nMOS transistor Gate oxide p-type Si substrate Gate (Vgs) Vth

Total Dose Effects on Devices and Circuits 8 Ideal nMOS transistor: total dose D - Oxide trapped charge-induced degradation - DrainSource Gate (Vgs) With , fractional yield

Total Dose Effects on Devices and Circuits 9 Fractional yield dependencies Worst case regarding two parameters: 1- Nature of ionising source: Electrons or Co60 2- Electric field in sensitive oxide: Maximum value After Ma T.P., Dressendorfer P.V. (1983)

Total Dose Effects on Devices and Circuits 10 Ideal nMOS transistor: stable state - Effect of oxide trapped charge annealing - - Theoretical condition: infinite post irradiation time - Practical conditions: 168 hours at 100°C is a compromise for large oxide charge annealing and slight interface traps annealing DrainSource Gate (Vgs) --

Total Dose Effects on Devices and Circuits 11 End of ground irradiation state Interface states growth nMOS ideal case: time-dependant effect (TDE) 0 Parameter variation t ir t pi -Q ot -Q it  V th Possible in-orbit states Stable state

Total Dose Effects on Devices and Circuits 12 Selection of MOS circuits Parameter value D t pi x xx x x x : Specified limits x : Measured values A device is selected if all the measurements are in the specified domain PASS

Total Dose Effects on Devices and Circuits 13 Selection of MOS circuits Parameter value D t pi x x x xx x : Specified limits x : Measured values Failure due to oxide trapped charge FAIL

Total Dose Effects on Devices and Circuits 14 Selection of MOS circuits Parameter value D t pi xx x x xx : Specified limits x : Measured values Failure due to interface traps FAIL

Total Dose Effects on Devices and Circuits 15 Ideal nMOS sensitive parameters (1) Device level Threshold voltage (~ linear) Drive current Carrier mobility (second order) Circuit level Logic levels Propagation delays High speed performances

Total Dose Effects on Devices and Circuits 16 Ideal nMOS sensitive parameters (2) Device level Leakage current (superlinear) Circuit level Supply current (superlinear) Design-dependant parametric degradation Leakage current

Total Dose Effects on Devices and Circuits 17 Bipolar transistors degradation (1) Base Emitter Surface passivation oxide Recombination rate in the emitter-base junction is modified: 1- In Si: surface potential shift induces change in the carrier densities 2- At the SiO2/Si interface: by the interface traps density increase and change in carrier densities The global resulting degradation strongly depends the transistor structure (design and type) and of the experimental conditions

Total Dose Effects on Devices and Circuits 18 Bipolar transistors degradation (2) The recombination fraction of the base- emitter current do not participate to the current amplification: - The current gain (I C /I B ) decreases - The current gain degradation depends on V BE (non-linear effect) - Device level: Gain degradation has important impact in linear circuits - Circuit level: Leakage currents are induced in all circuit types

Total Dose Effects on Devices and Circuits 19 Enhanced Low Dose Rate Sensitivity (ELDRS) - True dose rate effect - * Specific to bipolar technologies * Fractional yield dependence to dose rate (# from TDE) * No satisfying experimental method to bound its magnitude After Johnston et al. IEEE TNS (1994)

Total Dose Effects on Devices and Circuits 20 Selection of bipolar devices t pi x A device is selected if all the measurements are in the specified domain Design margins are recommended High dose rate at room temperature prohibited D : Specified limits x : Measured values Parameter value x xx x x PASS No signification: May be omitted

Total Dose Effects on Devices and Circuits 21 Main I.C. degradation mechanism - Leakage currents in isolating structures - Z X Drain Gate Source Calculated current density at the silicon surface X Z DrainSourceGate

Total Dose Effects on Devices and Circuits 22 Standards for ground evaluation: Irradiation conditions - Worst-case conditions to test oxide charge-related failures - Higher fractional yield Compromise between: - benefit of TDE (annealing during irradiation) - cost of time consuming experiments -Maximum electric field in sensitive zones (fractional yield) -Avoid chip heating (thermal annealing)

Total Dose Effects on Devices and Circuits 23 Standards for ground evaluation: Post-irradiation conditions - Worst-case conditions to test interface traps-related failures - SCC: time for Nit to reach maximum MIL: time less then irradiation time to anneal in the intended use MIL: +50% of design margin (compensates possible Nit annealing) One bias board only Something simple !

Total Dose Effects on Devices and Circuits 24 Displacements/ionisation cumulative effect - Dark current in Active Pixel Sensor - Protons create ionisation (in SiO2) and displacements (in Si) Both interaction type can induce dark current protons/cm²

Total Dose Effects on Devices and Circuits 25 Displacements/ionisation combined effects: Bipolar circuits A really extreme example of proton-induced failure, but - a smaller effect can reduce bipolar technologies hardness, - RH means “PTDH” (Pure Total Dose Hard) After Rax et al. IEEE TNS (1998)

Total Dose Effects on Devices and Circuits 26 Summary n Ground evaluation of total dose effects are well defined and can assure devices hardness for most of u device technologies u device types u mission profiles n Some specific devices or applications need particular attention n Necessary to study effect of device scaling