M Semiconductor Products Sector Computer Operating Properly Module Detail Slide #1 of 7 Tutorial Introduction PURPOSE -To explain how to configure and.

Slides:



Advertisements
Similar presentations
Parul Polytechnic Institute
Advertisements

Dr. Rabie A. Ramadan Al-Azhar University Lecture 3
System Overview MTT48 V Motorol a MOTOROLA 68HC08 INTRODUCTION AND SYSTEM OVERVIEW.
PART 5: (2/2) Processor Internals CHAPTER 15: CONTROL UNIT OPERATION 1.
Programmable Interval Timer
External Interrupt Module MTT EXTERNAL INTERRUPT REQUEST MODULE (IRQ)
EET 2261 Unit 10 Enhanced Capture Timer  Read Almy, Chapter 20.  Homework #10 and Lab #10 due next week.  Quiz next week.
Appendix C: Mask Option Register MTT48 V2.0 C - 1 APPENDIX C: MASK OPTION REGISTER.
Introduction of Holtek HT-46 series MCU
68HC11 Polling and Interrupts
Architectural Support for OS March 29, 2000 Instructor: Gary Kimura Slides courtesy of Hank Levy.
1 TK2633TK Microprocessor Architecture DR MASRI AYOB.
Midterm Tuesday October 23 Covers Chapters 3 through 6 - Buses, Clocks, Timing, Edge Triggering, Level Triggering - Cache Memory Systems - Internal Memory.
Timers and Interrupts Shivendu Bhushan Summer Camp ‘13.
Clock Generation Module MTT CLOCK GENERATION MODULE (CGM)
NS Training Hardware. System Controller Module.
CE-2800: Embedded Systems Software I Watchdog Timers 1 The Watchdog timer.
Serial Peripheral Interface Module MTT M SERIAL PERIPHERAL INTERFACE (SPI)
Micro-operations Are the functional, or atomic, operations of a processor. A single micro-operation generally involves a transfer between registers, transfer.
Monitor ROM Module MTT48 V MONITOR ROM MODULE (MON)
© 2008, Renesas Technology America, Inc., All Rights Reserved 1 Introduction Purpose:  This training module provides a technical description of Renesas.
7/23 Timers in Coldfire Processor Computer Science & Engineering Department Arizona State University Tempe, AZ Dr. Yann-Hang Lee (480)
System Clocks.
LPC2148 Programming Using BLUEBOARD
Chapter 6: Interrupts and Resets
Revised: Aug 1, ECE 263 Embedded System Design Lessons 23, 24 - Exceptions - Resets and Interrupts.
Timers.
Interrupts and reset operations. Overview  Introduction to interrupts – What are they – How are they used  68HC11 interrupt mechanisms – Types of interrupts.
ELE22MIC Lecture 15 Applications of Parallel Input Output (I/O)
Timer Timer is a device, which counts the input at regular interval (δT) using clock pulses at its input. The counts increment on each pulse and store.
Low Power Modes MTT48 V LOW POWER OPERATION.
1 68HC11 Timer Chapter HC11 Timer Subsystem Several timing functions: Basic timing Basic timing Real time interrupts Real time interrupts Output.
Interrupt driven I/O. MIPS RISC Exception Mechanism The processor operates in The processor operates in user mode user mode kernel mode kernel mode Access.
1 Interrupts, Resets Today: First Hour: Interrupts –Section 5.2 of Huang’s Textbook –In-class Activity #1 Second Hour: More Interrupts Section 5.2 of Huang’s.
Conclusion Speech. Content Organization Pronunciation Handwriting.
Appendix B: System Development Example MTT48 V2.1 B - 1 APPENDIX B: SYSTEM DEVELOPMENT.
1 68HC11 Timer HC11 or HC12: Chapter HC11 Timer Subsystem  Several timing functions: Basic timing Basic timing Real time interrupts Real time.
Interrupts  An interrupt is any service request that causes the CPU to stop its current execution stream and to execute an instruction stream that services.
Serial Communications Interface Module Slide #1 of 19 MC68HC908GP20 Training PURPOSE -To explain how to configure and use the Serial Communications Interface.
Real Time Interrupts Section Real-Time Interrupt (RTI) Most operating systems (OS) require an interrupt every T seconds by the RTI RTI interrupts.
System Integration Module MTT Motoola SYSTEM INTEGRATION MODULE (SIM)
Interrupt driven I/O Computer Organization and Assembly Language: Module 12.
Execution Architecture MTT CPU08 Core M CPU08 INTRODUCTION.
Resets & Interrupts MTT CPU08 Core Motorola CPU08 RESETS & INTERRUPTS.
Processor Organization and Architecture Module III.
#1 of 10 Tutorial Introduction PURPOSE -To explain how to configure and use the Timer Interface Module in common applications OBJECTIVES: -Identify the.
MICROPROCESSOR DETAILS 1 Updated April 2011 ©Paul R. Godin prgodin gmail.com.
M Semiconductor Products Sector Low Voltage Inhibit Module Slide #1 of 3 Tutorial Introduction PURPOSE -To explain how to configure and use the Low Voltage.
Chapter Microcontroller
1 68HC11 Timer. 2 68HC11 Timer Subsystem Several timing functions: Basic timing Basic timing Real time interrupts Real time interrupts Output compare.
Timers Presented by: Griffin Reid Rohit Vardhan Freddie Wilson Date: October 25, 2005.
Computer Operating Properly Module MTT COMPUTER OPERATING PROPERLY MODULE (COP)
INTV1 & MMCV4 By: Prof. Mahendra B. Salunke Asst. Prof., Department of Computer Engg., SITS, Pune-41 URL: microsig.webs.com.
Special Features. Device Configuration bits Revision Device Configuration bits Revision On-chip Power-on Reset (POR) Revision On-chip Power-on Reset (POR)
One more PIC18F252 example and revision for exam B222L Branislav Vuksanovic, UoP, ECE.
16F877A.
Why are Timer Functions Important?
HISTORY OF MICROPROCESSORS
HCS12 Exceptions Maskable Interrupts
68HC11 Interrupts & Resets.
Timer and Interrupts.
8085 Microprocessor Architecture
RX Compare Match Timer (CMT)
An Introduction to Microprocessor Architecture using intel 8085 as a classic processor
8085 Microprocessor Architecture
전자의료시스템 및 실습 System Configuration/Interrupt
8051 Micro Controller.
8085 Microprocessor Architecture
MCO556 Timer System Exercise.
Presentation transcript:

m Semiconductor Products Sector Computer Operating Properly Module Detail Slide #1 of 7 Tutorial Introduction PURPOSE -To explain how to configure and use the Computer Operating Properly (COP) Module in common applications OBJECTIVES: - Describe the uses and features of the COP Module. - Identify the steps to configure and service the COP Module. - Describe methods for protecting the system from runaway software. CONTENT: - 9 pages - 1 question LEARNING TIME: - 10 minutes PREREQUESITE: - Training modules: 68HC08 CPU, Resets and Interrupts

m Semiconductor Products Sector Computer Operating Properly Module Detail Slide #2 of 7 Uses and Features Free-running counter cleared by user code. Provides system protection. Allows the CPU to recover to a known state after unexpected events: Runaway software Software processing errors Includes a selectable timeout period. COP resets if not serviced within the timeout period.

m Semiconductor Products Sector Computer Operating Properly Module Detail Slide #3 of 7 Prescaler 12-BIT COP PRESCALER CLEAR ALL STAGES CLEAR STAGES 5-12 COP CLOCK COP MODULE CGMXCLK STOP INSTRUCTION INTERNAL RESET SOURCES RESET VECTOR FETCH COPCTL WRITE Frequency = Crystal Frequency CGMXCLK Clears COP Prescaler STOP INSTRUCTION Power-On COP Low Power - LVI Illegal Opcode Illegal Address INTERNAL RESET SOURCES Vector address appears on data bus RESET VECTOR FETCH Clears COP Counter COPCTL WRITE

m Semiconductor Products Sector Computer Operating Properly Module Detail Slide #4 of 7 Free-counter that generates a reset if allowed to overflow. Timeout period is selectable with the COPRS bit 12-BIT COP PRESCALER 6-BIT COP COUNTER Block Diagram 12-BIT COP PRESCALER COP CLOCK COP MODULE 6-BIT COP COUNTER CLEAR COP COUNTER RESET CIRCUIT RESET STATUS REGISTER COP TIMEOUT COPEN (from SIM) COPD (from CONFIG) RESET COPCTL WRITE COPRS (From CONFIG) COPD (from CONFIG) 0 1 COP Module Enabled COP Module Disabled 0 1 COP Timeout Period = CGMXCLK Cycles COP Timeout Period = CGMXCLK Cycles COPRS (From CONFIG)1

m Semiconductor Products Sector Computer Operating Properly Module Detail Slide #5 of 7 Refresh rate depends on CGMXCLK frequency COP must be serviced within: Example: 4 MHz external crystal (CGMXCLK = 4 MHz) * seconds or ms ~ ~ CGMXCLK frequency 8192 * 32 Seconds Reset Rate Example 12-bit Cop Prescaler = bit Cop Prescaler = 2 5

m Semiconductor Products Sector Computer Operating Properly Module Detail Slide #6 of 7 COP Control Register (COPCTL) Clears COP counter Clears bits 12 through 4 of the SIM Counter Prevents reset Starts new timeout period

m Semiconductor Products Sector Computer Operating Properly Module Detail Slide #7 of 7 System Protection Methods Use one instruction, or one section of code, to refresh the COP. Include refresh instructions in main code loop. Avoid using in subroutines. Avoid using in timer or interrupt routines. Service COP within the minimum timeout period. See the technical data book for more information.

m Semiconductor Products Sector Computer Operating Properly Module Detail Slide #8 of 7 Question Which clock source is used as the input to the COP counter? a) Internal output of the PLL b) Crystal frequency c) Bus frequency d) User-selectable

m Semiconductor Products Sector Computer Operating Properly Module Detail Slide #9 of 7 Tutorial Completion - COP Uses and Features - COP Configuration and Servicing - System Protection Methods