1MWSCAS-2002 HIGH PERFORMANCE CMOS REALIZATION OF THE THIRD GENERATION CURRENT CONVEYOR (CCIII) S. Minaei 1, M. Yıldız 1, H. Kuntman 2, S. Türköz 2 1.Doğuş.

Slides:



Advertisements
Similar presentations
Chapter 5: BJT AC Analysis. Copyright ©2009 by Pearson Education, Inc. Upper Saddle River, New Jersey All rights reserved. Electronic Devices and.
Advertisements

Oscillators: Analysis and Designs
MULTISTAGE AMPLIFIERS
Transistors (MOSFETs)
Operational Amplifiers
Operational Amplifiers 1. Copyright  2004 by Oxford University Press, Inc. Microelectronic Circuits - Fifth Edition Sedra/Smith2 Figure 2.1 Circuit symbol.
Chapter 7 Operational-Amplifier and its Applications
LC Tunable Oscillator Team Members: Hubert Mamba Fu Jingyi Wang Jian ELG4135 Electronics III Project.
1M.Yıldız CURRENT MIRRORS AND THIRD GENERATION CURRENT CONVEYORS MERİH YILDIZ.
Mixed Signal Chip Design Lab CMOS Analog Addition/Subtraction Jaehyun Lim, Kyusun Choi Department of Computer Science and Engineering The Pennsylvania.
APPENDIX B SPICE DEVICE MODELS AND DESIGN SIMULATION EXAMPLES USING PSPICE AND MULTISIM Microelectronic Circuits, Sixth Edition Sedra/Smith.
COMSATS Institute of Information Technology Virtual campus Islamabad
1/42 Changkun Park Title Dual mode RF CMOS Power Amplifier with transformer for polar transmitters March. 26, 2007 Changkun Park Wave Embedded Integrated.
Pinched Hysteresis Loops of Two Memristor SPICE Models Akzharkyn Izbassarova and Daulet Kengesbek Department of Electrical and Electronics Engineering.
A Digitally Programmable Polyphase Filter for Bluetooth By Hussain Alzaher & Noman Tasadduq King Fahd University of Petroleum & Minerals KFUPM, Department.
A FULLY INTEGRATED MOS-C CURRENT-MODE IF FILTER FOR BLUETOOTH by Hussain Alzaher Electrical Engineering Department King Fahd University of Petroleum &
The transmission line circuit block used in Cadence Major Blocks and Peak Detector Sections of Channel Equalization Techniques for Ethernet Communication.
Low-Noise Trans-impedance Amplifiers (TIAs) for Communication System Jie Zou Faculty Advisor: Dr. Kamran Entesari, Graduate Advisor: Sarmad Musa Department.
Department of EECS University of California, Berkeley EECS 105 Fall 2003, Lecture 22 Lecture 22: Multistage Amps Prof. Niknejad.
Realizations of CMOS Fully Differential Current Followers/Amplifiers by Hussain Alzaher and Noman Tasadduq Electrical Engineering Department King Fahd.
Chapter 2 – Operational Amplifiers Introduction Textbook CD
1 ECE 3336 Introduction to Circuits & Electronics MORE on Operational Amplifiers Spring 2015, TUE&TH 5:30-7:00 pm Dr. Wanda Wosik Set #14.
A CMOS Low Power Current-Mode Polyphase Filter By Hussain Alzaher & Noman Tasadduq King Fahd University of Petroleum & Minerals KFUPM, Department of Electrical.
Chapter #12: Operational-Amplifier Circuits
Orit Skorka and Dileepan Joseph University of Alberta, Canada Reducing Crosstalk in Vertically- Integrated CMOS Image Sensors.
Types of Operational Amplifiers
Frequency Characteristics of AC Circuits
1 Lecture 13 High-Gain Differential Amplifier Design Woodward Yang School of Engineering and Applied Sciences Harvard University
A Wideband CMOS Current-Mode Operational Amplifier and Its Use for Band-Pass Filter Realization Mustafa Altun *, Hakan Kuntman * * Istanbul Technical University,
Analog IC Design First – A OPAMP Design Example. Date: 15th NOV, 2007 報告人:何建興.
Design of LNA at 2.4 GHz Using 0.25 µm Technology
Achieve a New Type Frequency Divider Circuit and Application By MOS-HBT-NDR Y.K. LI, K.J. Gan, C. S. Tsai, P.H. Chang and Y. H. Chen Department of Electronic.
A 30-GS/sec Track and Hold Amplifier in 0.13-µm CMOS Technology
3V CMOS Rail to Rail Op-Amp
Presenter: Chun-Han Hou ( 侯 鈞 瀚)
Module 4 Operational Amplifier
INTRODUCTION Interconnection wiring is gaining a significant importance in speed of modern VLSI circuits. Since the wiring may cover up to eighty percent.
A New RF CMOS Gilbert Mixer With Improved Noise Figure and Linearity Yoon, J.; Kim, H.; Park, C.; Yang, J.; Song, H.; Lee, S.; Kim, B.; Microwave Theory.
1 A CMOS 5-GHz Micro-Power LNA 指導教授 : 林志明 教授 學生 : 黃世一 Hsieh-Hung Hsieh and Liang-Hung Lu Department of Electrical Engineering and Graduate Institute of.
A 14-b 100-MS/s Pipelined ADC With a Merged SHA and First MDAC Byung-Geun Lee, Member, IEEE, Byung-Moo Min, Senior Member, IEEE, Gabriele Manganaro, Senior.
Delay Locked Loop with Linear Delay Element
A NEW METHOD TO STABILIZE HIGH FREQUENCY HIGH GAIN CMOS LNA RF Communications Systems-on-chip Primavera 2007 Pierpaolo Passarelli.
An Ultra-low Voltage UWB CMOS Low Noise Amplifier Presenter: Chun-Han Hou ( 侯 鈞 瀚 ) 1 Yueh-Hua Yu, Yi-Jan Emery Chen, and Deukhyoun Heo* Department of.
Analog Integrated Circuit Design (Analog CMOS Circuit Design) Ali Heidary, Electrical Engineering, Guilan University 1.
An Oscillator Design Based on Bi-CMOS Differential Amplifier Using Standard SiGe Process Cher-Shiung Tsai, Ming-Hsin Lin, Ping-Feng Wu, Chang-Yu Li, Yu-Nan.
ECE 342 – Jose Schutt-Aine 1 ECE 342 Solid-State Devices & Circuits 16. Active Loads Jose E. Schutt-Aine Electrical & Computer Engineering University of.
Tutorial 2 Question 1: For the common emitter amplifier shown in Fig.1 (a) draw the small signal equivalent circuit, representing the transistor in hybrid-
1 1.3 V low close-in phase noise NMOS LC-VCO with parallel PMOS transistors Moon, H.; Nam, I.; Electronics Letters Volume 44, Issue 11, May Page(s):676.
HW #5 7.10, 7.21, 7.71, 7.88 Due Tuesday March 3, 2005.
A CMOS Channel-Select Tunable Filter for 3G Wireless Receivers by Hussain Alzaher, Noman Tasadduq 1 and Mohammed Ismail 2 1. Electrical Engineering Department,
The College of New Jersey (TCNJ) – ELC251 Electronics I Based on Textbook: Microelectronic Circuits by Adel S. Sedra.
Operational Amplifiers Op Amps – a useful building block K. El-Ayat 11.
Rakshith Venkatesh 14/27/2009. What is an RF Low Noise Amplifier? The low-noise amplifier (LNA) is a special type of amplifier used in the receiver side.
Advanced opamps and current mirrors
Bandgap Reference Voltage SVTH:Đặng Thanh Tiền. Bandgap Reference Voltage  Abstract  Introduction  Circuit of the BGR  Simulation  Conclusion  References.
OP-AMPs Op Amp is short for operational amplifier. An operational amplifier is modeled as a voltage controlled voltage source. An operational amplifier.
CMOS 2-Stage OP AMP 설계 DARK HORSE 이 용 원 홍 길 선
1 Operational Amplifiers 1. 2 Outlines Ideal & Non-ideal OP Amplifier Inverting Configuration Non-inverting Configuration Difference Amplifiers Effect.
Module 2 Operational Amplifier Basics
The Working Theory of an RC Coupled Amplifier in Electronics.
Submitted by- RAMSHANKAR KUMAR S7,ECE, DOE,CUSAT Division of Electronics Engineering, SOE,CUSAT1.
ARUN MUCHHALA ENGINEERING COLLEGE- DHARI [ ] ANALOG ELECTRONICS Prajapati Omprakash rd ELECTRICAL DEPARTMENT ANALOG ELECTRONICS.
BIOELECTRONICS 1 Lec 9: Op Amp Applications By
Quiz: Determining a SAR ADC’s Linear Range when using Operational Amplifiers TIPL 4101 TI Precision Labs – ADCs Created by Art Kay.
ECE 1270: Introduction to Electric Circuits
Islamic University of Gaza
A Novel 1. 5V CMFB CMOS Down-Conversion Mixer Design for IEEE 802
Analog Electronic Circuits 1
MULTISTAGE AMPLIFIERS
Chapter 5 OUTLINE Op-Amp from 2-Port Blocks
Presentation transcript:

1MWSCAS-2002 HIGH PERFORMANCE CMOS REALIZATION OF THE THIRD GENERATION CURRENT CONVEYOR (CCIII) S. Minaei 1, M. Yıldız 1, H. Kuntman 2, S. Türköz 2 1.Doğuş University, Department of Electronics and Communication Engineering, 81010, Acıbadem, Kadıköy, Istanbul, TURKEY. 2. Istanbul Technical University, Faculty of Electrical and Electronics Engineering, Department of Electronics and Communication Engineering, 80626, Maslak, Istanbul.

MWSCAS ABSTRACT In this paper a new CMOS high performance dual-output realization of the third generation current conveyor (CCIII) is presented. The proposed CCIII provides good linearity, high output impedance at port Z and excellent input/output current gain. PSPICE simulation results using MIETEC 1.2  CMOS process model are included to verify the expected values. In this paper a new CMOS high performance dual-output realization of the third generation current conveyor (CCIII) is presented. The proposed CCIII provides good linearity, high output impedance at port Z and excellent input/output current gain. PSPICE simulation results using MIETEC 1.2  CMOS process model are included to verify the expected values.

MWSCAS INTRODUCTION ● Current conveyors and unity-gain amplifiers are widely used by analog designers: ●Signal processing ●Active network synthesis ●Recently third generation of this block has also been proposed by Fabre et al [3]. ●The third generation current conveyors (CCIIIs) can be considered as a current controlled current source with a unity gain.

MWSCAS High performance current mirrors are required in the structure of the CCIII to provide: High performance current mirrors are required in the structure of the CCIII to provide: –Good dynamic swing –High output resistance which enables cascadability. The main features of the CCIII are: The main features of the CCIII are: –Low gain errors (high accuracy) –High linearity –Wide frequency response.

MWSCAS In this paper, we propose a novel implementation of dual-output CCIII based on an improved active-feedback cascode current mirrors (IAFCCM). In this paper, we propose a novel implementation of dual-output CCIII based on an improved active-feedback cascode current mirrors (IAFCCM). The proposed CCIII is compared with the conventional CCIII proposed in [3] and cascode CCIII. It provides: The proposed CCIII is compared with the conventional CCIII proposed in [3] and cascode CCIII. It provides: –High output resistance at port Z and –High dynamic swing.

MWSCAS CIRCUIT DESCRIPTION The port relations of an ideal dual-output CCIII is shown in Figure 1. The port relations of an ideal dual-output CCIII is shown in Figure 1. The positive and negative signs define a positive and negative current-controlled conveyor. The positive and negative signs define a positive and negative current-controlled conveyor. Figure 1. Electrical symbol of the CCIII

MWSCAS The conventional third generation current conveyor is shown in Figure 2 [3]. The conventional third generation current conveyor is shown in Figure 2 [3]. Figure 2a. Conventional third generation current conveyor (CCIII). The conventional third generation current conveyor is shown in Figure 2a [3]. The conventional third generation current conveyor is shown in Figure 2a [3]. Figure 2b. Conventional (CCIII) core view from X and Y ports.

MWSCAS A major advantage of this CCIII is its simple structure. A major advantage of this CCIII is its simple structure. An important drawback of the conventional CCIII is the finite output resistance (Roz). An important drawback of the conventional CCIII is the finite output resistance (Roz). The Z+ output resistance of this current conveyor is, The Z+ output resistance of this current conveyor is, – Roz+ = (rds21)//(rds22) – where rdsi denotes the output resistance of the i’th transistor respectively. Third generation current conveyor using cascode current mirrors is shown in figure 3. Third generation current conveyor using cascode current mirrors is shown in figure 3. The cascode current mirrors between ports X-Y, X-Z+, and Y-Z- as shown in Figure 3. The cascode current mirrors between ports X-Y, X-Z+, and Y-Z- as shown in Figure 3. –Increase the accuracy of the current transformations in the CCIII.

MWSCAS The Z+ output resistance of the cascode CCIII is calculated as: The Z+ output resistance of the cascode CCIII is calculated as:  Roz+  (rds29 rds25 gm29)// (rds30rds26 gm30) Figure 3. Third generation current conveyor using cascode current mirrors.

MWSCAS To increase the output resistance we propose a new CCIII based on using improved active- feedback cascode current mirror (IAFCCM) [10] in the output stages of the conveyor. To increase the output resistance we propose a new CCIII based on using improved active- feedback cascode current mirror (IAFCCM) [10] in the output stages of the conveyor. The proposed CCIII is shown in Figure 4. The proposed CCIII is shown in Figure 4. The output resistance of the proposed CCIII is calculated as: The output resistance of the proposed CCIII is calculated as:  Roz+ = gm32 gm30 rds31 rds32 (rds30// rds28) //gm40 gm38 rds39 rds40 (rds38// rds34)

MWSCAS Figure 4. The proposed third generation current conveyor CCIII.

MWSCAS SIMULATION RESULTS AND COMPARISON The performance of the proposed CCIII shown in Figure 4, is verified by SPICE simulation program using, The performance of the proposed CCIII shown in Figure 4, is verified by SPICE simulation program using, MIETEC 1.2  m CMOS process model parameters MIETEC 1.2  m CMOS process model parameters PMOS transistor dimensions are W/L=720µm/2.4µm and, PMOS transistor dimensions are W/L=720µm/2.4µm and, NMOS transistor dimensions are W/L=240µm/2.4µm. NMOS transistor dimensions are W/L=240µm/2.4µm. The voltage supply used for the proposed CCIII is  2.5V. The voltage supply used for the proposed CCIII is  2.5V.  The main performances of the conventional, cascode and proposed CCIII are summarized in Table 1.  From Table 1 it can be seen that the performance of the proposed CCIII is improved in terms of, Linearity gain accuracy output resistance.

MWSCAS Figure 5. The relation between VX-VY for the proposed CCIII Figure 6. The relation between IX-IY-IZ for the proposed CCIII. Figure 7.The frequency response of the VX/VY Figure 8. The frequency response of the IZ+/IX and IZ-/IX

MWSCAS ParameterConventional CCIIICascode CCIIIProposed CCIII Dynamic swing V X -V Y -0.55V  0.6V-1.8V  1.9V-2  2.1 Dynamic swing I Z+ -I X -0.8mA  0.8mA-0.65mA  0.7mA-1mA  1mA Dynamic swing I Z- -I X -1mA  1mA-0.4mA  0.70mA-0.85mA  0.85mA V X /V Y accuracy I Z+ /I X accuracy I Z- /I X accuracy V X /V Y f -3dB 306MHz87MHz89MHz I Z+ /I X f -3dB 106MHz15MHz24.7MHz I Z- /I X f -3dB 83MHz10.2MHz14.7MHz Output resistance (R Z+ ) 18.2k  18M  5.59 G  Output resistance (R Z- ) 18.2k  17.9M  6.73 G  Offset15mV0.145mV0.1mV Settling time (0.1 percent) 100ns51ns17ns Power dissipation0.88mW1.37mW3.38mW Table 1. Circuit performances.

MWSCAS CONCLUSION The proposed circuit uses improved active- feedback cascode current mirrors (IAFCCM), which increases output resistance at port-Z. The proposed circuit uses improved active- feedback cascode current mirrors (IAFCCM), which increases output resistance at port-Z. The proposed circuit is compared with the conventional and cascode CCIIIs. The simulation results confirm high performance of the circuits in terms of The proposed circuit is compared with the conventional and cascode CCIIIs. The simulation results confirm high performance of the circuits in terms of –Linearity –Voltage gain accuracy –Current gain accuracy..

MWSCAS REFERENCES Sedra A., Smith K.: ‘A Second-generation current conveyor and its applications’, IEEE Trans. On Circuit Theory, 1970, 17, pp Sedra A., Smith K.: ‘A Second-generation current conveyor and its applications’, IEEE Trans. On Circuit Theory, 1970, 17, pp Sedra A., Roberts G.: ‘The current conveyor: history, progress and new results’, IEE Proceeding Part G, 1990, 137, pp Sedra A., Roberts G.: ‘The current conveyor: history, progress and new results’, IEE Proceeding Part G, 1990, 137, pp Fabre A.: ‘Third generation current conveyor: a new helpful active element’, Electronics Letters, 1995, 31, pp Fabre A.: ‘Third generation current conveyor: a new helpful active element’, Electronics Letters, 1995, 31, pp Chow H.-C., Feng W.-S., ‘New symmetrical buffer design for VLSI application’, International Journal of Electronics., 2001, 88, pp Chow H.-C., Feng W.-S., ‘New symmetrical buffer design for VLSI application’, International Journal of Electronics., 2001, 88, pp Wang H.-Y., Lee C.-T.: ‘Systematic synthesis of R-L and C-D immittances using single CCIII’, International Journal of Electronics, (2000), 87, pp Wang H.-Y., Lee C.-T.: ‘Systematic synthesis of R-L and C-D immittances using single CCIII’, International Journal of Electronics, (2000), 87, pp Horng J.-W., Weng R.-M., Lee M.-H., Chang C.-W.: ‘Universal active current filter using two multiple current output OTAs and one CCIII’, International Journal of Electronics., 2000, 87, pp Horng J.-W., Weng R.-M., Lee M.-H., Chang C.-W.: ‘Universal active current filter using two multiple current output OTAs and one CCIII’, International Journal of Electronics., 2000, 87, pp Mahmoud S.A., Soliman A.M., ‘Novel MOS-C oscillators using the current feedback op-amp’, International. Journal of Electronics, 2000, 87, pp Mahmoud S.A., Soliman A.M., ‘Novel MOS-C oscillators using the current feedback op-amp’, International. Journal of Electronics, 2000, 87, pp Abuelma’atti M. T., Alzaher H.A.: ‘Multi-function active-only current-mode filter with three inputs and one output’, International Journal of Electronics, 1998, 85, pp Abuelma’atti M. T., Alzaher H.A.: ‘Multi-function active-only current-mode filter with three inputs and one output’, International Journal of Electronics, 1998, 85, pp Kuntman H., Çiçekoğlu O, Özoğuz S.,: ‘A modified third generation current conveyor, its characteristic and applications’, Frequenz, 2002, 56, pp Kuntman H., Çiçekoğlu O, Özoğuz S.,: ‘A modified third generation current conveyor, its characteristic and applications’, Frequenz, 2002, 56, pp Zeki A., Kuntman H.: ‘Accurate and high output impedance current mirror suitable for CMOS current output stages’, Electronics Letters, 1997, 33, pp Zeki A., Kuntman H.: ‘Accurate and high output impedance current mirror suitable for CMOS current output stages’, Electronics Letters, 1997, 33, pp