ARM Series Intro A Glimpse Of ARM Fundamental Principals And Trend ZuMin(033230)

Slides:



Advertisements
Similar presentations
Computer Architecture
Advertisements

Processor Overview Features Designed for consumer and wireless products RISC Processor with Harvard Architecture Vector Floating Point coprocessor Branch.
16.317: Microprocessor System Design I
Computer Organization CS224 Fall 2012 Lesson 44. Virtual Memory  Use main memory as a “cache” for secondary (disk) storage l Managed jointly by CPU hardware.
Lecture 34: Chapter 5 Today’s topic –Virtual Memories 1.
CSIE30300 Computer Architecture Unit 10: Virtual Memory Hsin-Chou Chi [Adapted from material by and
On-Chip Cache Analysis A Parameterized Cache Implementation for a System-on-Chip RISC CPU.
CSE 490/590, Spring 2011 CSE 490/590 Computer Architecture Virtual Memory I Steve Ko Computer Sciences and Engineering University at Buffalo.
Spring 2003CSE P5481 Introduction Why memory subsystem design is important CPU speeds increase 55% per year DRAM speeds increase 3% per year rate of increase.
CS 333 Introduction to Operating Systems Class 11 – Virtual Memory (1)
S.1 Review: The Memory Hierarchy Increasing distance from the processor in access time L1$ L2$ Main Memory Secondary Memory Processor (Relative) size of.
Review CPSC 321 Andreas Klappenecker Announcements Tuesday, November 30, midterm exam.
Virtual Memory Chapter 8. Hardware and Control Structures Memory references are dynamically translated into physical addresses at run time –A process.
CS 333 Introduction to Operating Systems Class 11 – Virtual Memory (1)
Technical University of Lodz Department of Microelectronics and Computer Science Elements of high performance microprocessor architecture Virtual memory.
Translation Buffers (TLB’s)
1 Chapter 8 Virtual Memory Virtual memory is a storage allocation scheme in which secondary memory can be addressed as though it were part of main memory.
Memory: Virtual MemoryCSCE430/830 Memory Hierarchy: Virtual Memory CSCE430/830 Computer Architecture Lecturer: Prof. Hong Jiang Courtesy of Yifeng Zhu.
Mem. Hier. CSE 471 Aut 011 Evolution in Memory Management Techniques In early days, single program run on the whole machine –Used all the memory available.
OS and the Computer System  Some OS programs exist permanently in the system area of the memory to monitor and control activities in the computer system.
Cache Organization of Pentium
Topics covered: Memory subsystem CSE243: Introduction to Computer Architecture and Hardware/Software Interface.
Computer Architecture Lecture 28 Fasih ur Rehman.
Lecture 19: Virtual Memory
IT253: Computer Organization
Memory and cache CPU Memory I/O. CEG 320/52010: Memory and cache2 The Memory Hierarchy Registers Primary cache Secondary cache Main memory Magnetic disk.
Virtual Memory Expanding Memory Multiple Concurrent Processes.
ARM for Wireless Applications ARM11 Microarchitecture On the ARMv6 Connie Wang.
Chapter 8 CPU and Memory: Design, Implementation, and Enhancement The Architecture of Computer Hardware and Systems Software: An Information Technology.
Fundamentals of Programming Languages-II Subject Code: Teaching SchemeExamination Scheme Theory: 1 Hr./WeekOnline Examination: 50 Marks Practical:
CS399 New Beginnings Jonathan Walpole. Virtual Memory (1)
Caches Where is a block placed in a cache? –Three possible answers  three different types AnywhereFully associativeOnly into one block Direct mappedInto.
Operating Systems ECE344 Ashvin Goel ECE University of Toronto Virtual Memory Hardware.
Introduction to Virtual Memory and Memory Management
Introduction: Memory Management 2 Ideally programmers want memory that is large fast non volatile Memory hierarchy small amount of fast, expensive memory.
Multilevel Caches Microprocessors are getting faster and including a small high speed cache on the same chip.
DECStation 3100 Block Instruction Data Effective Program Size Miss Rate Miss Rate Miss Rate 1 6.1% 2.1% 5.4% 4 2.0% 1.7% 1.9% 1 1.2% 1.3% 1.2% 4 0.3%
1  2004 Morgan Kaufmann Publishers Chapter Seven Memory Hierarchy-3 by Patterson.
CS2100 Computer Organisation Virtual Memory – Own reading only (AY2015/6) Semester 1.
操作系统原理 OPERATING SYSTEM Chapter 3 Memory Management 内存管理.
Virtual Memory Ch. 8 & 9 Silberschatz Operating Systems Book.
Different Microprocessors Tamanna Haque Nipa Lecturer Dept. of Computer Science Stamford University Bangladesh.
Virtual Memory Review Goal: give illusion of a large memory Allow many processes to share single memory Strategy Break physical memory up into blocks (pages)
Lectures 8 & 9 Virtual Memory - Paging & Segmentation System Design.
LECTURE 12 Virtual Memory. VIRTUAL MEMORY Just as a cache can provide fast, easy access to recently-used code and data, main memory acts as a “cache”
ARM 7 & ARM 9 MICROCONTROLLERS AT91 1 ARM920T Processor.
Chapter 9 Memory Organization. 9.1 Hierarchical Memory Systems Figure 9.1.
Translation Lookaside Buffer
MODERN OPERATING SYSTEMS Third Edition ANDREW S
Memory Hierarchy Ideal memory is fast, large, and inexpensive
Computer Organization
Address – 32 bits WRITE Write Cache Write Main Byte Offset Tag Index Valid Tag Data 16K entries 16.
ECE232: Hardware Organization and Design
Memory COMPUTER ARCHITECTURE
Memory and cache CPU Memory I/O.
Cache Memory Presentation I
CS510 Operating System Foundations
Memory and cache CPU Memory I/O.
Translation Lookaside Buffer
Morgan Kaufmann Publishers Memory Hierarchy: Virtual Memory
Translation Buffers (TLB’s)
TLB Performance Seung Ki Lee.
CSE 451: Operating Systems Autumn 2003 Lecture 10 Paging & TLBs
Translation Buffers (TLB’s)
CSE 451: Operating Systems Autumn 2003 Lecture 10 Paging & TLBs
Translation Buffers (TLBs)
Review What are the advantages/disadvantages of pages versus segments?
ARM920T Processor This training module provides an introduction to the ARM920T processor embedded in the AT91RM9200 microcontroller.We’ll identify the.
Presentation transcript:

ARM Series Intro A Glimpse Of ARM Fundamental Principals And Trend ZuMin(033230)

Contents  Intro To ARM1-7  RISC In ARM  Basic Information  Memory Control Method in ARM1176JZ

Advanced RISC Machines  One of the most famous processor producer  Focus on producing RISC Processor  Emphasis on Performance—Price—Power  Proving Design & Technical Support  Led the evolution of RISE Processor and still Leading

Brief History About ARMS

Basic Information  Word 32bits in ARM system  Half-Word 16bits in ARM system  Byte 8bits in ARM system

THUMB  The microprocessor is compatible to 8/16bits devices because of the THUMB  ARM microprocessor has two working conditions ARM&THUMB  ARM 32bits Instructions  THUMB 16bits Instructions

Basic Registers  Unranked Register R0-R7  Banked Register R8-R14  PC R15  Current Program Status Register R16

ARM11 Microarchitecture  The ARM11, the first implementation of the new ARMv6 Instruction Set Architecture  Designed to deliver high-performance – efficiently.  The current implementation roadmap defines CPU products running at clock speeds forecast in excess of 1GHz.

ROAD MAP

Performance Characteristics

Memory System of ARM1176JZ  Cache Organization  MMU  TLB  DMA - Direct Memory Access  TCM - Tightly-coupled memory  Write Buffer

Cache Organization  Separate Instruction and Data Caches in a Harvard arrangement. So both store and load instruction on cost one cycle.  Four-way set associative cache of configurable size.  The caches are virtually indexed and physically tagged.  Both the Instruction Cache and the Data Cache can provide two words per cycle for all requesting sources.

Features of the cache system  The cache is a Harvard implementation (Separate Instruction and Data Caches ).  The other main operations performed by the cache is cache line Write-Back.  Cache replacement policies are Pseudo-Random or Round-Robin, Round-Robin uses a single counter for all sets, that selects the way used for replacement.  Cache lines can be either Write-Back or Write- Through,

TCM  Instruction TCM (ITCM)  Data TCM (DTCM)  The TCM is designed to provide low-latency memory that can be used by the processor without the unpredictability that is a feature of caches.  You can use such memory to hold critical routines. such as interrupt handling routines or real-time tasks where the indeterminacy of a cache is highly undesirable.

TCM Behavior  TCM forms a continuous area of memory that is always valid if the TCM is enabled. The TCM is used as part of the physical memory map of the system, and is not backed by a level of external memory with the same physical addresses. For this reason, the TCM behaves differently from the caches for regions of memory that are marked as being Write- Through Cachable. In such regions, no external writes occur in the event of a write to memory locations contained in the TCM.

MMU  Memory Management Unit  The processor MMU works with the cache memory system to control accesses to and from external memory.  The MMU also controls the translation of virtual addresses to physical addresses.

MMU In ARM11  The processor implements an ARMv6 MMU enhanced with features to provide address translation and access permission checks for all ports of the processor.  While controlling the translation of virtual addresses to physical addresses, MMU in ARM11 makes use of TLB(Translation Lookaside Buffers)

TLB  Translation Lookaside Buffers  A single set of two-level page tables stored in main memory controls the contents of the instruction and data side  MicroTLB -- The first level of caching for the page table information is a small MicroTLB of ten entries that is implemented on each of the instruction and data sides.  Main TLB -- the second layer in the TLB structure that catches the cache misses from the MicroTLBs. It provides a centralized source for translation entries. Misses from the instruction and data MicroTLBs are handled by a unified main

MicroTLB & MainTLB  MicroTLB -- The first level of caching for the page table information is a small MicroTLB of ten entries that is implemented on each of the instruction and data sides.  You can configure MicroTLB replacement to be round-robin or random. By default the round-robin replacement algorithm is used.  MainTLB -- the second layer in the TLB structure that catches the cache misses from the MicroTLBs. It provides a centralized source for translation entries. Misses from the instruction and data MicroTLBs are handled by a unified main

TLB & Cache & Mem

WRITE BUFFER  All memory writes take place using the Write buffer.  The Write buffer is a FIFO of outstanding writes to memory. It consists of a set of addresses and a set of data words, together with their size information.  If a sequence of data words is contained in the Write buffer, these are denoted as applying to the same address by the Write buffer storing the size of the store multiple. This reduces the number of address entries that must be stored in the Write buffer.

REFERENCES  《 ARM1176JZ_MANUAL 》  《 ARM 技术讲解 - ARM 高级工程师》  《 ARMTechSympKeynote2005ChinaJunTa n 》  《丰富应用推动结构体系技术创新 – ARM 》  《完整的系统开发解决方案 - ARM 》 -- 中国 技术行销经理 费浙平

The End