Lecture 13 Basic I/O Interface

Slides:



Advertisements
Similar presentations
© 2006 Pearson Education, Upper Saddle River, NJ All Rights Reserved.Brey: The Intel Microprocessors, 7e Chapter 15 Bus Interface Barry B. Brey.
Advertisements

The Intel 8255 Programmable Peripheral Interface chip is used to give the microprocessor (8088) access to programmable input/ output devices. It has three.
Presented By Dr. Shazzad Hosain Asst. Prof. EECS, NSU
OUTPUT INTERFACE – Microprocessor Asst. Prof. Dr. Choopan Rattanapoka and Asst. Prof. Dr. Suphot Chunwiphat.
Microprocessor Dr. Rabie A. Ramadan Al-Azhar University Lecture 4.
Presented By Dr. Shazzad Hosain Asst. Prof. EECS, NSU
Memory & IO Interfacing to CPU
Engineering 4862 Microprocessors Lecture 23 Cheng Li EN-4012
CEN 226: Computer Organization & Assembly Language :CSC 225 (Lec#3) By Dr. Syed Noman.
Lecture 2 Presented By Dr. Shazzad Hosain Asst. Prof. EECS, NSU.
TK 2633 Microprocessor & Interfacing
9/20/6Lecture 3 - Instruction Set - Al Hardware interface (part 2)
Topic – string – Ch. 11 [Marut] Ch. 4 [Brey] String Data Transfer Instructions – The Direction Flag – LODS Instructions – STOS Instructions – MOVS Instructions.
9/20/6Lecture 3 - Instruction Set - Al1 Address Decoding for Memory and I/O.
2 nd Year - 1 st Semester Asst. Lect. Mohammed Salim
Lecture 8 Presented By Dr. Shazzad Hosain Asst. Prof. EECS, NSU.
CPU Interfacing Memory.
Dr. Rabie A. Ramadan Al-Azhar University Lecture 6
The 8253 Programmable Interval Timer
Input/Output. I/O Initiation & Control  Transfer of data between circuitry external to the microprocessor and the microprocessor itself.  Transfer of.
Port Mapped I/O.
BASIC INPUT AND OUTPUT INTERFACING.  8085A communicate with outside world using the I/O devices.  Since memory and I/O devices share the system bus,
Basic I/O Interface A Course in Microprocessor
1. Introduction 2. Methods for I/O Operations 3. Buses 4. Liquid Crystal Displays 5. Other Types of Displays 6. Graphics Adapters 7. Optical Discs 10/01/20151Input/Output.
By, Prof. Tambe S. S. S.N.D. College of Engineering and Research Center Department of Electrical Engineering.
Input/Output Interface Circuits and LSI Peripheral Devices
Computer Architecture and Organization Introduction.
ECEn 191 – New Student Seminar - Session 9: Microprocessors, Digital Design Microprocessors and Digital Design ECEn 191 New Student Seminar.
Computer Architecture Lecture 9 by Engineer A. Lecturer Aymen Hasan AlAwady 10/2/2014 University of Kufa - Information Technology Research and Development.
Chapter 1 Introduction. Architecture & Organization 1 Architecture is those attributes visible to the programmer —Instruction set, number of bits used.
Lecture 4 Presented By Dr. Shazzad Hosain Asst. Prof. EECS, NSU.
Lecture 5 Presented By Dr. Shazzad Hosain Asst. Prof. EECS, NSU.
Lecture 14 Basic I/O Interface Presented By Dr. Shazzad Hosain Asst. Prof. EECS, NSU.
Lecture /8088 Hardware Specifications and Memory Interface Presented By Dr. Shazzad Hosain Asst. Prof. EECS, NSU.
Lecture 11 ALU and Control Unit Design Presented By Dr. Shazzad Hosain Asst. Prof. EECS, NSU.
Computer Hardware A computer is made of internal components Central Processor Unit Internal External and external components.
Programmable Peripheral Interface Parallel port Interface 8255
ENEE 440 Chapter PPI 8255 Register Select -CS A1 A0 REGISTER R/W PORT A R/W PORT B R/W PORT C R/W CR W 1 X X8255 NOT.
Khaled A. Al-Utaibi  I/O Ports  I/O Space VS Memory Space  80x86 I/O Instructions − Direct I/O Instructions − Indirect I/O Instructions.
1 Microprocessors CSE – 341 Basic I/O Interfacing.
I/O Interface. INTRO TO I/O INTERFACE I/O instructions (IN, INS, OUT, and OUTS) are explained. Also isolated (direct or I/O mapped I/O) and memory-mapped.
1 Basic Processor Architecture. 2 Building Blocks of Processor Systems CPU.
8085 Microprocessor: Architecture & Support Components.
Lecture 9 Design of the Computer Instruction Set and the CPU Presented By Dr. Shazzad Hosain Asst. Prof. EECS, NSU.
Lecture 6 Presented By Dr. Shazzad Hosain Asst. Prof. EECS, NSU.
Digital Logic & Design Dr.Waseem Ikram Lecture No. 43.
Intel 8255A PPI EEE 365 [FALL 2014] LECTURE ATANU K SAHA BRAC UNIVERSITY.
The 8085A is a general-purpose microprocessor with low hardware overhead requirements. Within the 8085A are contained the functions of clock generation,
8255 Programmable Peripheral Interface
Interfacing I/O Devices
Diagram of microprocessor interface with IO devices
Dr. Rabie A. Ramadan Al-Azhar University Lecture 5
An Introduction to Microprocessor Architecture using intel 8085 as a classic processor
Kanwaljeet Singh, Lovely Professional University.
Interfacing Memory Interfacing.
Number Representations and Basic Processor Architecture
I/O Interfacing CSE 2312 Maher Al-Khaiyat.
Instruction cycle Instruction: A command given to the microprocessor to perform an operation Program : A set of instructions given in a sequential.
Lecture 18 PicoBlaze I/O Interface
Chapter 4 Data Movement Instructions
ECEG-3202 Computer Architecture and Organization
Architecture & Support Components
INTEL
ECE 353 Introduction to Microprocessor Systems
ECEG-3202 Computer Architecture and Organization
Programmable Peripheral Interface
Unit-I 80386DX Architecture
By Prof .A. ARPUTHARAJ Department of Electronics St. Josephs college
Computer Organization and Architecture William Stallings 8th Edition
William Stallings Computer Organization and Architecture 7th Edition
Presentation transcript:

Lecture 13 Basic I/O Interface Presented By Dr. Shazzad Hosain Asst. Prof. EECS, NSU

I/O Port Address Decoding I/O port address decoding is very similar to address decoding Any I/O device is addressed by a port number Reading or writing to an I/O device is to read or write to that port address

INS Instructions INSB – Input String Byte, from I/O device to memory location Table 4-14: From Brey’s Book

Example Read 50 bytes of data from an I/O device whose address in 03ACH and store the data in LISTS array Example 4-7: From Brey’s Book

OUTS Instructions OUTSB – Output String Byte, from string memory location to I/O device Table 4-15: From Brey’s Book

Example Transfer data form memory array (ARRAY) to an I/O device at I/O address 3ACH Example 4-8: From Brey’s Book

Decoding 8-Bit I/O Addresses Decode 8-bit I/O ports F0H – F7H using 74ALS138 decoder 0000 = F0H 1111 0111 = F7H

Decoding 8-Bit I/O Addresses Develop an I/O port decoder, using a 74ALS138, for the 8-bit I/O port addresses 10H, 12H, 14H, 16H, 18H, 1AH, 1CH and 1EH

The Programmable Peripheral Interface (PPI) 82C55 is a very popular low-cost interfacing component found in many applications It sits between microprocessor and the I/O devices It has three ports Port A Port B Port C Also has an internal command register

Why Peripheral? I/O Devices

Interfacing 82C55 Connect 82C55 so that it functions at 8-bit I/O port addresses C0H (port A), C2H (port B), C4H (port C), and C6H (command register). 1100 0000 = C0H 0010 = C2H 1100 0100 = C4H 1100 0110 = C6H

Interfacing 82C55 Draw the diagram for interfacing 82C55 for the following addresses 8C (Port A), 9C (Port B), AC (Port C) and BC (command register). CBA 011

References Chapter 9 The Intel Microprocessors – by Barry B. Brey