11 Using SPIRIT for describing systems to debuggers DSDP meeting February 2006 Hobson Bullman – Engineering Manager Anthony Berent – Debugger Architect.

Slides:



Advertisements
Similar presentations
IP-XACT and Eclipse DSPD VPP launch meeting
Advertisements

Cortex-M3 Implementation Overview. Chapter 6 in the reference book.
Request-Response Trace for Bus Performance Analysis
Presenter : Shao-Chieh Hou VLSI Design, Automation and Test, VLSI-DAT 2007.
Xtensa C and C++ Compiler Ding-Kai Chen
Computer Science & Engineering
1 SECURE-PARTIAL RECONFIGURATION OF FPGAs MSc.Fisnik KRAJA Computer Engineering Department, Faculty Of Information Technology, Polytechnic University of.
PradeepKumar S K Asst. Professor Dept. of ECE, KIT, TIPTUR. PradeepKumar S K, Asst.
1/1/ / faculty of Electrical Engineering eindhoven university of technology Introduction Part 3: Input/output and co-processors dr.ir. A.C. Verschueren.
Consortium The Organization Overview & Status Update February 2006 Ralph von Vignau, The SPIRIT Consortium Chair © SPIRIT All rights reserved.
RUAG Aerospace 11 Using SpaceWire as EGSE Interface Anders Petersén, Torbjörn Hult RUAG Aerospace Sweden AB (Saab Space) International SpaceWire Conference.
Extensible Processors. 2 ASIP Gain performance by:  Specialized hardware for the whole application (ASIC). −  Almost no flexibility. −High cost.  Use.
Feng-Xiang Huang A Low-Cost SOC Debug Platform Based on On-Chip Test Architectures.
Chapter 2 Data Models Database Systems: Design, Implementation, and Management, Seventh Edition, Rob and Coronel.
Project Testing; Processor Examples. Project Testing --thorough, efficient, hierarchical --done by “independent tester” --well-documented, repeatable.
1 Multi-Core Debug Platform for NoC-Based Systems Shan Tang and Qiang Xu EDA&Testing Laboratory.
Configurable System-on-Chip: Xilinx EDK
Synthesis of Custom Processors based on Extensible Platforms Fei Sun +, Srivaths Ravi ++, Anand Raghunathan ++ and Niraj K. Jha + + : Dept. of Electrical.
Hot Chips 16August 24, 2004 OptimoDE: Programmable Accelerator Engines Through Retargetable Customization Nathan Clark, Hongtao Zhong, Kevin Fan, Scott.
1-1 Embedded Software Development Tools and Processes Hardware & Software Hardware – Host development system Software – Compilers, simulators etc. Target.
1 Chapter 14 Embedded Processing Cores. 2 Overview RISC: Reduced Instruction Set Computer RISC-based processor: PowerPC, ARM and MIPS The embedded processor.
Embedded Systems Programming
Educational Computer Architecture Experimentation Tool Dr. Abdelhafid Bouhraoua.
© 2009 Acehub Vista Sdn. Bhd Introduction to ARM ® Processors.
SOC Design Lecture 4 Bus and AMBA Introduction.
Cortex-M3 Debugging System
Presenter : Shao-Cheih Hou Sight count : 11 ASPDAC ‘08.
Students: Oleg Korenev Eugene Reznik Supervisor: Rolf Hilgendorf
Ross Brennan On the Introduction of Reconfigurable Hardware into Computer Architecture Education Ross Brennan
ECE 526 – Network Processing Systems Design Network Processor Architecture and Scalability Chapter 13,14: D. E. Comer.
Meier208/MAPLD DMA Controller for a Credit-Card Size Satellite Onboard Computer Michael Meier, Tanya Vladimirova*, Tim Plant and Alex da Silva Curiel.
SOC Consortium Course Material ASIC Logic National Taiwan University Adopted from National Chiao-Tung University IP Core Design.
Reporter: PCLee. Assertions in silicon help post-silicon debug by providing observability of internal properties within a system which are.
 What is an operating system? What is an operating system?  Where does the OS fit in? Where does the OS fit in?  Services provided by an OS Services.
1 3-General Purpose Processors: Altera Nios II 2 Altera Nios II processor A 32-bit soft core processor from Altera Comes in three cores: Fast, Standard,
2 1 Chapter 2 Data Models Database Systems: Design, Implementation, and Management, Seventh Edition, Rob and Coronel.
Standard based Instrumentation schemes for 3D SoC Neal Stollon Chairman, Nexus 5001 Forum
Database Systems: Design, Implementation, and Management Ninth Edition
Computer Architecture. “The design of a computer system. It sets the standard for all devices that connect to it and all the software that runs on it.
Architecture Examples And Hierarchy Samuel Njoroge.
1 Integration Verification: Re-Create or Re-Use? Nick Gatherer Trident Digital Systems.
Versus JEDEC STAPL Comparison Toolkit Frank Toth February 20, 2000.
Operating Systems Lecture 02: Computer System Overview Anda Iamnitchi
Chapter 1 Introduction. Objectives To explain the definition of computer architecture To discuss the history of computers To describe the von-neumann.
EDA Standards – The SPIRIT View Gary Delp VP and Technical Director SPIRIT.
F. Gharsalli, S. Meftali, F. Rousseau, A.A. Jerraya TIMA laboratory 46 avenue Felix Viallet Grenoble Cedex - France Embedded Memory Wrapper Generation.
Computer Organization and Architecture
© 2012 xtUML.org Bill Chown – Mentor Graphics Model Driven Engineering.
Challenges in KeyStone Workshop Getting Ready for Hawking, Moonshot and Edison.
Describing target hardware in debuggers Aaron Spear DEBUG TECHNOLOGIES ARCHITECT ACCELERATED TECHNOLOGY DIVISION Feb 2006 DSDP Meeting/Toronto.
UML MARTE Time Model for Spirit IP-XACT Aoste Project INRIA Sophia-Antipolis.
PROJECT - ZYNQ Yakir Peretz Idan Homri Semester - winter 2014 Duration - one semester.
Backchannel Issues Walter Katz Signal Integrity Software, Inc. IBIS-ATM April 8, 2014.
Electronic system level design Teacher : 蔡宗漢 Electronic system level Design Lab environment overview Speaker: 范辰碩 2012/10/231.
SOC Virtual Prototyping: An Approach towards fast System- On-Chip Solution Date – 09 th April 2012 Mamta CHALANA Tech Leader ST Microelectronics Pvt. Ltd,
Presenter : Shao-Chieh Hou 2012/8/27 Second ACM/IEEE International Symposium on Networks-on-Chip IEEE computer society.
IT3002 Computer Architecture
4+1 View Model of Software Architecture
Architecture Description Languages (ADLs) Cf. Architecture Analysis and Design Languages.
ISCUG Keynote May 2008 Acknowledgements to the TI-Nokia ESL forum (held Jan 2007) and to James Aldis, TI and OSCI TLM WG Chair 1 SystemC: Untapped Value.
Aditya Dayal M. Tech, VLSI Design ITM University, Gwalior.
Two New UML Diagram Types Component Diagram Deployment Diagram.
1.3 Operating system services An operating system provide services to programs and to the users of the program. It provides an environment for the execution.
Microarchitecture.
Introduction to Programmable Logic
ENG3050 Embedded Reconfigurable Computing Systems
CoCentirc System Studio (CCSS) by
Eclipse DSDP-TM Target Connection Adapter (TCA) Overview
So what is Target Management all about?
DSDP - Target Management
Presentation transcript:

11 Using SPIRIT for describing systems to debuggers DSDP meeting February 2006 Hobson Bullman – Engineering Manager Anthony Berent – Debugger Architect ARM - Development Systems © ARM Limited All rights reserved.

222 Overview Debuggers need to understand the system they are debugging. ___ Putting the descriptions in data files provides flexibility. ___ Using an open, standard, format for such data files allows the files to be created by SoC designers and shared between tools. ___ SPIRIT is an open standard that can describe systems at the appropriate level of detail. ___ ARM will be using SPIRIT in its debug tools, and promoting its wider use in debug tools.

333 The problem  Embedded systems used to be reasonably simple. e.g.:  1 processor  1 system bus  Etc.  Telling the debugger about such systems was reasonably simple.  Now:  Many processors  Many busses  Complex memory maps  So how do we debug complex systems?  We need the ability to debug all the processors, and to trace all the processors and busses

444 Debug hardware for complex systems  A complex system needs complex debug hardware  E.g. CoreSight is the ARM hardware solution to debugging complex systems:  Consistent architecture for debug and trace devices.  Bus structure allows all devices to share a single debug control port, and a single trace port.  But there is still a software problem:  How does the debugger know what components exist in the system?  How does the debugger know how the components are connected together?  How does the debugger know how to access the components?  Having lots of debug components in the system just magnifies this problem. ARM core DSP AMBA AXI/AHB AHB trace Cross Trigger Interface Cross Trigger Interface DAP CoreSight Debug ETM Trace buffer Trace bus (ATB) Trace port Funnel CoreSight Multi-source Trace JTAG Debug bus (APBv3) RAMROMI/O device ARM core I/O device Cross trigger matrix

555 Cross Trigger Interface Cross Trigger Interface ARM core What does the debugger need to know?  Programmers’ model:  System components  System busses  Base addresses  Device registers  Debug access description:  Debug access to processors  Other debug devices  Debug interconnections DSP AMBA AXI/AHB AHB trace DAP ETM Trace buffer Trace bus (ATB) Trace port Funnel JTAG Debug bus (APBv3) RAMROMI/O device Cross trigger matrix 0x x00x Reg 1

666 Data driven debugger configuration  With a large range of such complex systems it becomes impractical to explicitly build support of each system into the debugging tools.  Far better to build in support of the individual components, and to use a data file to describe the system  If the data file format is open then SoC designers or debugger users can create their own descriptions of new SoC  Ideally multiple tools, even from different vendors, should be able to read the same data files.

777 SPIRIT and debugger configuration  A SPIRIT system description can contain the information the debugger needs:  Component list.  Component interconnection.  Physical address maps.  Some extra usage conventions (e.g. names of debug interfaces) needed:  Under development by ARM, will be made publicly available.  Open standard, so the same descriptions can potentially be used by many tools.  Including ARM and non-ARM debug tools.  Reasonably simple XML format.  Hierarchical designs supported:  This allows separate subsystems to be described independently.  Standard SoC design tools are starting to support the creation and use of SPIRIT descriptions:  Hence the SPIRIT description can be easily generated during SoC design.

888 Typical data flows ETMCS for Tiger DAP for Tiger AHB Trace Funnel ETBCS EDA/ESL Tools Component I/O and memory map information as a SPIRIT XML File ETMCS for Tiger DAP for Tiger AHB Trace Funnel ETBCS IP Components Other topology tools: Manual file generation Proprietary tools Autodetect from SoC Emulator ETMCS DAP AHB Trace Funnel ETBCS DSP Topology and System Memory Map Description as SPIRIT XML Reads debug access descriptions from SPIRIT files Debugger Reads programmers’ model from SPIRIT files IP vendor System designer Software developer

999 Part of a SPIRIT design description instance ARM CoreSightSampleDesign Sample_design 1.0 Core_0 … …

10

11 SPIRIT for debug standardization  SPIRIT, in its current form, is useful for debug.  SPIRIT consortium steering committee looking at future activities:  Extension of scope to include software debug likely.  The main effect of this will be to allow consideration of debug requirements in future extensions to SPIRIT.  Possible areas for extensions to SPIRIT to improve debug support (none yet proposed to SPIRIT consortium):  Description of non-memory-mapped registers (e.g. co-processor registers or internal processor registers).  SPIRIT already supports some description of internal registers for hardware validation. This could possibly be extended to provide descriptions suitable for software debug.  Description of interrupt structure.  Explicit tagging of interfaces used for debug control

12 SPIRIT and ARM  SPIRIT descriptions are being developed for ARM IP:  Including processors, CoreSight components, busses.  ARM EDA tools support SPIRIT  ARM is a leading participant in SPIRIT consortium.

13 Conclusions  SPIRIT provides a vendor independent way of describing complex systems.  SPIRIT descriptions can contain the data needed to allow such systems to be debugged.  Adoption of SPIRIT descriptions for debug will allow easy multi-sourcing of both components and debug tools  ARM is developing support of SPIRIT in their debug tools, and is leading discussion within the industry on the potential use of SPIRIT as an open standard for debug target description