Micro-Research Finland Oy Timing System with Two-Way Signaling cRIO-EVR Jukka Pietarinen EPICS Meeting Padova October 2008.

Slides:



Advertisements
Similar presentations
01/11/2002SNS Software Final Design Review1 V123S Event Link Encoder, Transmission System and PLL Receiver Thomas M. Kerner (BNL) SNS Global Controls.
Advertisements

Stephanie Allison LCLS Event System 14 June LCLS Event System Outline HW Block Diagram Timing Requirements Time Lines EVG.
Dirk Zimoch, EPICS Collaboration Meeting, Vancouver 2009 Real-Time Data Transfer using the Timing System (Original slides and driver code by Babak Kalantari)
ESODAC Study for a new ESO Detector Array Controller.
Ultrafast 16-channel ADC for NICA-MPD Forward Detectors A.V. Shchipunov Join Institute for Nuclear Research Dubna, Russia
Offering the freedom to design solutions Sundance PXIe Solution.
Dayle Kotturi and Stephanie Allison Facility Advisory Committee Meeting April 20-21,
A Gigabit Ethernet Link Source Card Robert E. Blair, John W. Dawson, Gary Drake, David J. Francis*, William N. Haberichter, James L. Schlereth Argonne.
© ABB Group Jun-15 Evaluation of Real-Time Operating Systems for Xilinx MicroBlaze CPU Anders Rönnholm.
28 August 2002Paul Dauncey1 Readout electronics for the CALICE ECAL and tile HCAL Paul Dauncey Imperial College, University of London, UK For the CALICE-UK.
Ionization Profile Monitor Project Current Status of IPM Buffer Board Project 10 February 2006 Rick Kwarciany.
HCAL FIT 2002 HCAL Data Concentrator Status Report Gueorgui Antchev, Eric Hazen, Jim Rohlf, Shouxiang Wu Boston University.
Gelu M. Nita NJIT. OUTADATED Noise Diode Control Day/Night Attn. Ctrl. Solar Burst Attn. Ctrl. V/H RF Power Out Attn. Ctrl. Temperature Sensors OUTADATED.
NS Training Hardware. System Controller Module.
September 22, 2005 ESF Workshop-Perugia 1 Virgo Control Electronic upgrade Annecy/Pisa/EGO B.Mours.
EPICS 2011 Spring Collaboration Meeting, Hsinchu, June 13-17, 2011 TPS Timing System & Plan of Machine Protection System TPS Timing System & Plan of Machine.
Hardware Design of High Speed Switch Fabric IC. Overall Architecture.
INTRODUCE OF SINAP TIMING SYSTEM
Overview of SINAP Timing System Electronics Group Beam Diagnostics & Control Division SINAP.
APS BPM and power supply applications on micro-IOCs W. Eric Norum
TID and TS J. William Gu Data Acquisition 1.Trigger distribution scheme 2.TID development 3.TID in test setup 4.TS development.
Trigger Supervisor (TS) J. William Gu Data Acquisition Group 1.TS position in the system 2.First prototype TS 3.TS functions 4.TS test status.
DLS Digital Controller Tony Dobbing Head of Power Supplies Group.
Micro-Research Finland Oy Timing System Developments Jukka Pietarinen EPICS Collaboration Meeting Shanghai March 2008.
SBS meeting VETROC application for Cerenkov triggering Alexandre Camsonne March 18 th 2015.
SBS meeting VETROC application for Cerenkov triggering Alexandre Camsonne March 18 th 2015.
REDNET Prototype overview Rok Stefanic the best people make cosylab.
Micro-Research Finland Oy Timing System Modules Jukka Pietarinen EPICS Collaboration Meeting, Argonne, June 2006.
Micro-Research Finland Oy MRF Timing System Jukka Pietarinen Timing Workshop CERN February 2008.
Micro-Research Finland Oy Components for Integrating Device Controllers for Fast Orbit Feedback Jukka Pietarinen EPICS Collaboration Meeting Knoxville.
Dayle Kotturi Lehman Review May 10-12, 2005 LCLS Timing Outline Scope SLC Master Pattern Generator Introducing the PNET VME receiver.
MRF & Cosylab on timing system: integration support Joze Dedic the best people make cosylab … Head of Hardware.
11 October 2002Matthew Warren - Trigger Board CDR1 Trigger Board CDR Matthew Warren University College London 11 October 2002.
1 Timo Korhonen PSI 1. Concepts revisited…again 3. New (Diamond) cards features and status 4. EPICS interface 5. Conclusions SLS & Diamond Timing System.
Author Wayne M. Koski EVLA Monitor & Control Hardware PDR March 13, EVLA Monitor and Control Module Interface Board (MIB) Design.
Experience Running Embedded EPICS on NI CompactRIO Eric Björklund Dolores Baros Scott Baily.
CS-350 TERM PROJECT COMPUTER BUSES By : AJIT UMRANI.
SNS Integrated Control System Timing Clients at SNS DH Thompson Epics Spring 2003.
Alexei SemenovGeneric Digitizer Generic Digitizer 10MHZ 16 bit 6U VME Board.
Serial Data Link on Advanced TCA Back Plane M. Nomachi and S. Ajimura Osaka University, Japan CAMAC – FASTBUS – VME / Compact PCI What ’ s next?
FPGA firmware of DC5 FEE. Outline List of issue Data loss issue Command error issue (DCM to FEM) Command lost issue (PC with USB connection to GANDALF)
12GeV Trigger Workshop Christopher Newport University 8 July 2009 R. Chris Cuevas Welcome! Workshop goals: 1.Review  Trigger requirements  Present hardware.
Supporting Multimedia Communication over a Gigabit Ethernet Network VARUN PIUS RODRIGUES.
Sep. 17, 2002BESIII Review Meeting BESIII DAQ System BESIII Review Meeting IHEP · Beijing · China Sep , 2002.
Timing System of the Swiss Light Source Timo Korhonen Paul Scherrer Institute, Switzerland 1. Introduction 2. Components and technology 3. SLS Timing Application.
Reconfigurable Computing: HPC Network Aspects Mitch Sukalski (8961) David Thompson (8963) Craig Ulmer (8963) Pete Dean R&D Seminar December.
Stephen Norum LCLS Oct. 12, LCLS Machine Protection System Outline Overview of interim MPS Update on the interim MPS.
Offering the freedom to design solutions Sundance OEM Solution.
CSNS Timing System G. Lei Feb Page CSNS Timing System Feb Contents of this talk Breif introduction to CSNS Requirement investigation Strategy:
3 Sep 2009SLM1 of 12 SLM performance and limitations based on HW tests.
S.Anvar, V.Gautard, H.Le Provost, F.Louis, K.Menager, Y.Moudden, B.Vallage, E.Zonca, on behalf of the KM3NeT consortium 1 IRFU/SEDI-CEA Saclay F
GOLD TESTS (Virtex-6) ● Jitter analysis on cleaned TTC clock ( σ = 2.9 ps) ● Signal integrity: sampled in several positions along the chain ● MGT and o/e.
Vladimir Zhulanov for BelleII ECL group Budker INP, Novosibirsk INSTR2014, Novosibirsk 2014/02/28 1.
ZHULANOV Vladimir Budker Institute of Nuclear Physics Novosibirsk, Russia Beijing
ROD Activities at Dresden Andreas Glatte, Andreas Meyer, Andy Kielburg-Jeka, Arno Straessner LAr Electronics Upgrade Meeting – LAr Week September 2009.
Trigger Gigabit Serial Data Transfer Walter Miller Professor David Doughty CNU October 4, 2007.
Super BigBite DAQ & Trigger Jens-Ole Hansen Hall A Collaboration Meeting 16 December 2009.
Firmware and Software for the PPM DU S. Anvar, H. Le Provost, Y.Moudden, F. Louis, E.Zonca – CEA Saclay IRFU – Amsterdam/NIKHEF, 2011 March 30.
SLAC I&C Division / EE Department
TELL1 A common data acquisition board for LHCb
CoBo - Different Boundaries & Different Options of
Timing and Event System S. Allison, M. Browne, B. Dalesio, J
LCLS Timing Outline Scope The order of things
LCLS Timing Outline Scope The order of things
Muon Port Card Latency, October 2015
Digital platform for nBLM
SLS & Diamond Timing System update
Timing and Event System S. Allison, M. Browne, B. Dalesio, J
TELL1 A common data acquisition board for LHCb
LCLS Machine Protection System
Presentation transcript:

Micro-Research Finland Oy Timing System with Two-Way Signaling cRIO-EVR Jukka Pietarinen EPICS Meeting Padova October 2008

Micro-Research Finland Oy Timing System Topology Event Generator (EVG) 12-Way Fan-Out RF input (50 MHz to 1.6 GHz) Rep. Rate Trigger Input e.g. 50 Hz TTL Hardware Triggers/Clocks 12-Way Fan-Out Event Receiver (EVR) Hardware Outputs Event Receiver (EVR) Multimode fiber

Micro-Research Finland Oy Two-Way Signaling Event Generator (EVG) Fan-Out/Concentrator RF input (50 MHz to 1.6 GHz) Rep. Rate Trigger Input e.g. 50 Hz TTL Hardware Triggers/Clocks Fan-Out/Concentrator Event Receiver (EVR) Hardware Outputs Event Receiver (EVR) Multimode fibers VME or CompactPCI/PXI Hardware inputs

Micro-Research Finland Oy cPCI-FCT-8

Micro-Research Finland Oy Fan-Out one in – eight out fan-out up to 2.5 Gbps SFPs with multimode transceivers (single mode for extended reach) CDR to regenerate gigabit rate signal

Micro-Research Finland Oy Concentrator Eight in – one out Uplink TX port is using local reference Forwarding of –Events –Distributed bus bit –Data buffers

Micro-Research Finland Oy Broadcasting Event Generator (EVG) Fan-Out/Concentrator RF input (50 MHz to 1.6 GHz) Rep. Rate Trigger Input e.g. 50 Hz TTL Hardware Triggers/Clocks Fan-Out/Concentrator Event Receiver (EVR) Hardware Outputs Event Receiver (EVR) Multimode fibers Hardware inputs Loopback Uplink port

Micro-Research Finland Oy Concentrator – Event Forwarding Each RX channel has 2k event FIFO –Hold events in case of simultaneous events from several ports Priority encoding –First come – first served –Round-robin One event from one port → next port

Micro-Research Finland Oy Concentrator – Distributed bus bits Eight bit wide distributed bus Each distributed bus bits from all ports is logically OR’ed together

Micro-Research Finland Oy Concentrator – Data Buffer Forwarding Each RX channel has 2 kbyte data FIFO Forwarding starts immediately after start of reception –Latency is minimized Priority: Round-Robin

Micro-Research Finland Oy Concentrator – Latency Performance Events162 ± 4 ns Distributed bus bits107 ± 4 ns Data buffers181 ± 8 ns /4 MHz Event Clock Latency of Concentrator only (without fibre delays)

Micro-Research Finland Oy CompactRIO Event Receiver Timing receiver form factors: –VME64x 6U –PMC (PCI mezzanine) –CompactPCI/PXI 3U Need for timing for embedded systems MRF is working together with LANL and NI to design an Event Receiver for cRIO

Micro-Research Finland Oy CompactRIO EVR prototype SFP transceiver for event link FPGA with high speed serial link 10/100 ethernet for control and configuration 64 Mbytes DDR2 memory 2 × 16 Mbits serial flash EEPROM 9 to 35 VDC power supply input Power dissipation Achieve required timing resolution Achieve required data transfer capability Control and configuration methods –cRIO –ethernet Challenges (when used with NI HW/LabView)

Micro-Research Finland Oy cRIO-EVR Stand-alone 9 to 35 VDC power supply input DSUB15 with max. 11 I/O pins, ethernet control Lattice Mico32 (lm32) system –32-bit soft-core CPU –10/100 ethernet MAC –DDR2 memory controller Work started to port RTEMS to lm32 target –Tool set compiled from sources Binutils 2.19 (Lattice toolkit + some patches) Gcc (Lattice toolkit + some patches) Newlib-1.16 (with RTEMS patches) Existing lm32 port for ucLinux –Is and (most probably) will not get into kernel mainstream