MAY 20081 T10/08-248r0 Considerations for Testing Jitter Tolerance Using the “Inverse JTF” Mask Guillaume Fortin PMC-Sierra.

Slides:



Advertisements
Similar presentations
C.L.I.L. MODULE: ANALYSIS AND DESIGN OF FIRST ORDER RC FILTERS
Advertisements

December 2002 Generation and Conditioning of Multitone Test Signals.
Bode Diagram (1) Hany Ferdinando Dept. of Electrical Engineering Petra Christian University.
Pulse Techniques. Off-Resonance Effects Initial magnetization along z x-pulse (  = 0) On-resonance: M z -> -M y Off-resonance: phase 
Frequency modulation and circuits
Copyright 2001, Agrawal & BushnellVLSI Test: Lecture 181 Lecture 18 DSP-Based Analog Circuit Testing  Definitions  Unit Test Period (UTP)  Correlation.
Chapter 13 Transmission Lines
Frequency Response Techniques
Chapter 11.
Chapter 2 Data and Signals
Bode Magnitude Plots Constructed Bode Actual Bode
1 SCHOOL OF COMPUTER & COMMUNICATIONS ENGINEERING EKT 341/4 ANTENNAS AND PROPAGATION Lecturer: En. Rosmizi bin Abd Rahim Dr. Mohd Faizal Bin Jamlos PLV:
Digital PM Demodulator for Brazilian Data Collecting System José Marcelo L. Duarte – UFRN – Natal, Brazil Francisco Mota das Chagas – UFRN – Natal, Brazil.
Lecture 9: D/A and A/D Converters
CHE 185 – PROCESS CONTROL AND DYNAMICS
OIF SFI-5 40G Transponder Big Bear Networks OFC 2003.
CHE 185 – PROCESS CONTROL AND DYNAMICS
GG450 April 22, 2008 Seismic Processing.
We have been using voltage sources that send out a current in a single direction called direct current (dc). Current does not have to flow continuously.
Non-Ideal Characteristics Input impedance Output impedance Frequency response Slew rate Saturation Bias current Offset voltage.
Dr. Uri Mahlab1. 2 Informationsource TransmitterTransmitter Channel ReceiverReceiver Decision Communication system.
Quiz: Find an expression for in terms of the component symbols.
3F4 Optimal Transmit and Receive Filtering Dr. I. J. Wassell.
Digital Voice Communication Link EE 413 – TEAM 2 April 21 st, 2005.
Angle Modulation.
Magnitude and Phase Measurements
1 Phase-Locked Loop. 2 Phase-Locked Loop in RF Receiver BPF1BPF2LNA LO MixerBPF3IF Amp Demodulator Antenna RF front end PD Loop Filter 1/N Ref. VCO Phase-
1 Frequency response I As the frequency of the processed signals increases, the effects of parasitic capacitance in (BJT/MOS) transistors start to manifest.
Technion – Israel Institute of Technology Department of Electrical Engineering Winter 2009 Instructor Amit Berman Students Evgeny Hahamovich Yaakov Aharon.
EMBRACE Local Oscillator distributor EMBRACE (Electronic Multi-Beam Radio Astronomy ConcEpt) has been planned as about 300 square meters aperture array.
DOLPHIN INTEGRATION TAMES-2 workshop 23/05/2004 Corsica1 Behavioural Error Injection, Spectral Analysis and Error Detection for a 4 th order Single-loop.
Understanding ADC Specifications September Definition of Terms 000 Analogue Input Voltage Digital Output Code FS1/2.
2.5Gbps jitter generator Part 1 final presentation.
Presented by: Group 2.  Two-level PSK (BPSK)  Uses two phases to represent binary digits Where we can consider the above two functions to be multiplied.
Chapter 8 Frequency-Response Analysis
Chapter 15 AC Fundamentals.
1 Chapter 5 Sinusoidal Input. 2 Chapter 5 Examples: 1.24 hour variations in cooling water temperature Hz electrical noise (in USA!) Processes are.
Effect of Noise on Angle Modulation
FE8113 ”High Speed Data Converters”. Course outline Focus on ADCs. Three main topics:  1: Architectures ”CMOS Integrated Analog-to-Digital and Digital-to-
25 July 1998WTD 1 DTTB Transmitter Ratings Compiled by Wayne Dickson SMIREE MIEAust. CPEng. Member SMPTE This presentation seeks to explain the relationship.
Week 9 Frequency Response And Bode Plots. Frequency Response The frequency response of a circuit describes the behavior of the transfer function, G(s),
Technion – Israel Institute of Technology Department of Electrical Engineering Winter 2009 Instructor Amit Berman Students Evgeny Hahmovich Yaakov Aharon.
N. Saoulidou, Fermilab1 Study of the QIE Response & Calibration (Current Injection CalDet & Development of diagnostic tools for NearDet N.Saoulidou,
BASIC INSTRUMENTS - oscilloscopes
F. Caspers, S. Federmann, E. Mahner, B. Salvant, D. Seebacher 1.
1 John McCloskey NASA/GSFC Chief EMC Engineer Code Effects of Rise/Fall Times on Signal Spectra.
Chapter 2. READING ASSIGNMENTS This Lecture: Chapter 2, pp Appendix A: Complex Numbers Appendix B: MATLAB or Labview Chapter 1: Introduction.
Chapter 5: Analog Transmission Converting digital data to a bandpass analog signal is traditionally called digital-to-analog conversion. Converting a low-pass.
Feedback Control System THE ROOT-LOCUS DESIGN METHOD Dr.-Ing. Erwin Sitompul Chapter 5
FUNCTION GENERATOR.
CI Lecture Series Summer 2010 An Overview of IQ Modulation and Demodulation Techniques for Cavity LLRF Control.
Part II Physical Layer Copyright © The McGraw-Hill Companies, Inc. Permission required for reproduction or display.
Shadowing.
CAUI-4 Chip – Module Draft Baseline
High precision specification and test of power converters at CERN
(4) Filters.
Frequency response I As the frequency of the processed signals increases, the effects of parasitic capacitance in (BJT/MOS) transistors start to manifest.
Sassan Tabatabaei, Freddy Ben-Zeev and Michael Lee
Sassan Tabatabaei, Freddy Ben-Zeev and Michael Lee
CHAPTER 3 Frequency Modulation
Chapter 8 Design of Infinite Impulse Response (IIR) Digital Filter
Control System Analysis and Design by the Frequency Response Method
Advanced Jitter Analysis
Frequency Response Techniques
7-5 Relative Stability.
DATA COMMUNICATION Lecture-13.
Chapter 4. Time Response I may not have gone where I intended to go, but I think I have ended up where I needed to be. Pusan National University Intelligent.
Frequency Response Techniques
Frequency response I As the frequency of the processed signals increases, the effects of parasitic capacitance in (BJT/MOS) transistors start to manifest.
The Frequency-Response Design Method
Presentation transcript:

MAY T10/08-248r0 Considerations for Testing Jitter Tolerance Using the “Inverse JTF” Mask Guillaume Fortin PMC-Sierra

MAY Overview l Link to Previous Material l Guiding Principles l JT Mask Based on Inverse JTF l Correlation with Residual Jitter Simulations l Discussion of Equipment Capabilities l Extension to 1.5G & 3G l Summary l Proposed Clarifications For JTF Definition

MAY Link to Previous material (1) l In r0, Mike Jenkins resuscitated and formalized the idea of using an inverse JTF mask for jitter tolerance to guarantee the SSC tracking capability of receivers: -The idea is to replace the 0.1UI BUJ in the stressed receiver test with a swept SJ, which magnitude is: -Greater than 0.1 UIpp above 2 MHz -Increasing by 40 dB/decade below 2MHz -This unifies the stressed receiver test and the jitter tolerance test -It can potentially test the SSC tracking capability of a receiver.

MAY Link to Previous material (2) l This approach has several benefits: -Simpler than adding SSC to the input data stream -No need to determine which SSC pattern to apply -Follows SAS-1.1 methodology -Directly compares the receiver under test to the reference receiver, since the latter has to meet the JTF l The current proposal reviews and extends the proposed approach of using the inverse JTF as a JT mask.

MAY Guiding Principles (1) l The mask corner frequency to use for the inverse JTF is derived from the dB rejection at 30 kHz and 40 dB/decade slope of the nominal JTF. -We set our mask corner frequency at MHz, which is the point at which the 40 dB/decade line crosses 0dB

MAY Guiding Principles (2) l A SAS-2 SSC capable receiver is required to track SSC modulation of up to +/-2300 ppm, in addition to a +/-100 ppm static frequency offset, for a maximum frequency offset of +/-2400 ppm. l From sinusoidal jitter frequency and amplitude, the frequency offset can be calculated from the derivative of the phase.

MAY Guiding Principles (3) l We express the sinusoidal jitter as: l Where: -A SJ is the SJ amplitude in UIpp -f SJ is the SJ frequency in Hz l And convert this jitter to phase (in rad):

MAY Guiding Principles (4) l From the derivative of phase, we obtain the angular frequency offset (rad/s): l And finally the frequency offset resulting from the SJ (Hz):

MAY Guiding Principles (5) l We normalize the frequency offset vs. the baud rate to obtain a convenient ppm offset: l f OFFSET_SJ_PPM is the frequency offset that results from a sinusoidal jitter modulation. It provides a view of the stress applied to the frequency tracking loop of the CDR.

MAY JT Mask Based on Inverse JTF (1)

MAY JT Mask Based on Inverse JTF (2) l The plotted Inverse JTF mask is from a nominal JTF. l A few points of interest on the mask: -Mask corner frequency is 2.064MHz, with a 40 dB/decade slope below it. -At 240 kHz, which was proposed as a low frequency limit for the JT mask in r0, we get 7.4 UIpp of SJ, but a frequency offset of only +/-929 ppm. -To get a frequency offset of +/-2400 ppm, we need to go down to 93 kHz. -At 30 kHz, the SJ amplitude is 473 UIpp and the frequency offset of +/-7435 ppm far exceeds the SAS-2 requirements.

MAY Correlation with Residual Jitter Simulations (1) l A +/-2300ppm frequency offset is obtained on the mask with an SJ of 45.3 UI at 97 kHz. l If the inverse JTF mask is an accurate representation of the tracking capabilities of a receiver that implements a nominal JTF, we expect that a sine SSC modulation of +/ ppm at 97kHz will result in 45.3 UIpp of unfiltered jitter and in 0.1 UIpp of residual jitter after application of the JTF. l Matlab simulations of this SSC profile through the JTF shows very good correlation with expectations -This confirms that the inverse JTF mask is a good criterion to compare a receiver’s CDR to the JTF.

MAY Correlation with Residual Jitter Simulations (2) l SSC Profile (+/-2300ppm) and Unfiltered SSC Jitter (45.37 UIpp)

MAY Correlation with Residual Jitter Simulations (3) l Residual Jitter after applying a nominal JTF (0.1 UIpp)

MAY Discussion of Equipment Capabilities (1) l In r0, it was tentatively stated that the SJ modulation capabilities of common lab equipment may be limited to 8UI. l The setup presented on the next page was used to produce sweep SJ of several hundred UIpp down to 10 kHz. -Is this equipment commonly available?

MAY Discussion of Equipment Capabilities (2) DUT Clock Generator (w/ AWG for SJ) Agilent E8267D SJ RJ CJTPAT + RJ + SJ CJTPAT + RJ + SJ + DJ + Crosstalk ISI Generator Noise Generator Crosstalk Source DE Gen BERT Agilent N4902B Clock IN Delay Control Line Crosstalk

MAY Extension to 1.5G & 3G (1) l The SAS-2 JTF scales with transition density (TD): l With the JTF being calibrated at 6Gb/s, a scaling with TD also implies a scaling with baud rate -A TD of 0.5 at 3Gb/s is equivalent to a TD of 0.25 at 6Gb/s

MAY Extension to 1.5G & 3G (2) l With respect to transition density, the scaling of the JTF reflects the scaling of the gain in a CDR that implements it l Based on the scaling of the gain in the JTF CDR, the rejection of low frequency jitter will be cut in half at 3Gb/s and to a quarter at 1.5Gb/s. The nominal JTF jitter rejection is then: -6Gb/s: dB at 30kHz with D Gb/s: dB at 30kHz with D Gb/s: dB at 30kHz with D24.3 l Despite this reduced rejection of low frequency jitter at lower baud rates, the residual jitter from SSC stays constant in UI -The increase of the UI width (in ps) compensates for the increase of the residual jitter (in ps)

MAY Extension to 1.5G & 3G (3) l From the rejection at 30kHz and the 40 dB/decade slope, we can extrapolate the mask corner frequency of the inverse JTF (as per page 5): -6 Gb/s: MHz -3 Gb/s: MHz -1.5 Gb/s: MHz (Because of the 40dB/decade slope, the corner frequency only varies by the square-root of the rate (or transition density) change.) l The resulting corner frequencies for 1.5Gb/s and 3Gb/s are close to those of the SAS-1.1 JT mask (900 kHz and 1.8 MHz ) -Minimizes risk for existing IP

MAY Extension to 1.5G & 3G (4) l Calculating f OFFSET_SJ_PPM (page 9), we find that the JTF masks produces an equivalent frequency offset of 2400ppm at 93 kHz for all 3 rates.

MAY Extension to 1.5G & 3G (5)

MAY Extension to 1.5G & 3G (6)

MAY Summary l The inverse JTF mask proposed in r0 can be a good approach to simplify the jitter tolerance setup. l However, limiting the test to 240 kHz with 7.4 UIpp SJ results in a frequency offset of only +/- 929 ppm -This does not demonstrate that the receiver can track +/ ppm l It is proposed to extend the mask down to 93 kHz at all rates to cover +/-2400 ppm -If commonly available lab equipment supports such SJ modulations l The mask corner frequency should scale as the square-root of the baud rate variation vs. 6 Gb/s.

MAY Proposed Clarifications For JTF Definition l Section , -3 nd paragraph: -“ The JTF shall have the following characteristics for a repeating 6 Gbps 0011b or 1100b pattern (e.g., D24.3)(see table 236 in ):” -Last paragraph: -“A proportional decrease of the JTF -3 dB corner frequency should be observed for a decrease in pattern transition density compared to a 0.5 transition density and for a decrease in baud rate compared with a 6 Gbps baud rate. If a JMD shifts the JTF -3 dB corner frequency in a manner that does not match this characteristic, or does not shift at all, measurements of jitter with patterns with transition densities different than 0.5 or baud rates different than 6 Gbps may lead to discrepancies in reported jitter levels. In the case of reported jitter discrepancies between JMDs, the JMD with the shift of the -3 dB corner frequency that is closest to the proportional characteristic of the JTF [was reference channel] shall be considered correct. This characteristic may be measured with the conditions defined above for measuring the -3 dB corner frequency, but substituting other patterns with different transition densities.”