Digital to Analog Converter for High Fidelity Audio Applications Matt Smith Alfred Wanga CSE598A.

Slides:



Advertisements
Similar presentations
Feedback of Amplifier Circuits I
Advertisements

The uA741 Operational Amplifier
Digital to Analog Converter By Rushabh Mehta Manthan Sheth.
SAAB SPACE 1 The M2 ASIC A mixed analogue/digital ASIC for acquisition and control in data handling systems Olle Martinsson AMICSA, October 2-3, 2006.
Elettronica T A.A Digital Integrated Circuits © Prentice Hall 2003 Inverter CMOS INVERTER.
Lock-in amplifiers Signals and noise Frequency dependence of noise Low frequency ~ 1 / f –example: temperature (0.1 Hz), pressure.
Describe and analyze the operation of several types of comparator circuits. Describe and analyze the operation of several types of summing amplifiers.
EE435 Final Project: 9-Bit SAR ADC
10/23/2003ME DAC Lecture1 DAC Sunij Chacko Pierre Emmanuel Deliou Thomas Holst Used with modification.
Digital to Analog Converters Alexander Gurney Alexander Pitt Gautam Puri 1.
Fischer 08 1 Analog to Digital Converters Nyquist-Rate ADCs  Flash ADCs  Sub-Ranging ADCs  Folding ADCs  Pipelined ADCs  Successive Approximation.
Analogue to Digital Conversion
Interfacing Analog and Digital Circuits
Design Goal Design an Analog-to-Digital Conversion chip to meet demands of high quality voice applications such as: Digital Telephony, Digital Hearing.
NSoC 3DG Paper & Progress Report
Chapter 11 Operational Amplifiers and Applications
Introduction to Analog-to-Digital Converters
CMOS VLSIAnalog DesignSlide 1 CMOS VLSI Analog Design.
NA62 front end Layout in DM option Jan Kaplon/Pierre Jarron.
NA62 front end architecture and performance Jan Kaplon/Pierre Jarron.
Introduction to Op Amps
Operational Amplifier (2)
Announcements Assignment 3 due now, or by tomorrow 5pm in my mailbox Assignment 4 posted, due next week –Thursday in class, or Friday 5pm in my mailbox.
Content Op-amp Application Introduction Inverting Amplifier
Lock-in amplifiers
Digital to Analog Converters
Basic Anatomy of a Sensor System 8 bit Analog to Digital Converters 8 bit Analog to Digital Converters Share A/D via analog multiplexer Share A/D via analog.
Fall 2004EE 3563 Digital Systems Design Audio Basics  Analog to Digital Conversion  Sampling Rate  Quantization  Aliasing  Digital to Analog Conversion.
Understanding ADC Specifications September Definition of Terms 000 Analogue Input Voltage Digital Output Code FS1/2.
Announcements mid-term Thursday (Oct 27 th ) Project ideas to me by Nov 1 st latest Assignment 4 due tomorrow (or now) Assignment 5 posted, due Friday.
3V CMOS Rail to Rail Op-Amp
SIGMA-DELTA ADC SD16_A Sigma-Delta ADC Shruthi Sujendra.
Digital to Analog Converters (DAC) 15 March 2006 Doug Hinckley Lee Huynh Dooroo Kim.
Design of a 10 Bit TSMC 0.25μm CMOS Digital to Analog Converter Proceedings of the Sixth International Symposium on Quality Electronic Design IEEE, 2005.
1 Fundamentals of Microelectronics  CH1 Why Microelectronics?  CH2 Basic Physics of Semiconductors  CH3 Diode Circuits  CH4 Physics of Bipolar Transistors.
ECE4430 Project Presentation
FE8113 ”High Speed Data Converters”. Course outline Focus on ADCs. Three main topics:  1: Architectures ”CMOS Integrated Analog-to-Digital and Digital-to-
Digital to Analog Converter for High Fidelity Audio Applications Matt Smith Alfred Wanga CSE598A.
14 June 2002 P.Pangaud FPPA2001 2nd Design Review 1 FPPA Analog Output Buffer Modifications Outline Status Slew Rate Bias lines disturbance Modifications.
Unit 8 Operational Amplifier. Objectives: Ideal versus practical operational amplifier Performance parameters Some applications –Peak detector –Absolute.
Design of Digital-to-Analog Converter Qin Chen Yong Wang Dept. of Electrical Engineering Feb. 6th, 2006 EE597G Presentation:
High Speed Analog to Digital Converter
Audio DAC Matt Smith Alfred Wanga CSE598A/EE597G Analog-Digital Mixed-Signal CMOS Chip Design Spring 2006.
Operational Amplifiers The operational amplifier, also know as an op amp, is essentially a voltage amplifier with an extremely high voltage gain. One of.
Chapter 30 Operational Amplifiers. 2 Introduction Characteristics –High input impedance –Low output impedance –High open-loop gain –Two inputs –One output.
Introduction to MicroElectronics
Digital to Analog Converters (DAC) Salem ahmed Fady ehab 30/4/2015.
Analog-to-Digital and Digital-to-Analog Conversion
Digital to Analog Converter for High Fidelity Audio Applications Matt Smith Alfred Wanga CSE598A.
Technical Report High Speed CMOS A/D Converter Circuit for Radio Frequency Signal Kyusun Choi Computer Science and Engineering Department The Pennsylvania.
6.376 Final Project: Low-Power CMOS Measurement System for Chemical Sensors Stuart Laval December 8, 2003.
Analog to Digital Converters
Analog/Digital Conversion
Digital to Analog Converter (DAC)
Low Power, High-Throughput AD Converters
M. TWEPP071 MAPS read-out electronics for Vertex Detectors (ILC) A low power and low signal 4 bit 50 MS/s double sampling pipelined ADC M.
Technical Report 4 for Pittsburgh Digital Greenhouse High Speed CMOS A/D Converter Circuit for Radio Frequency Signal Kyusun Choi Computer Science and.
1 Chapter 8 Operational Amplifier as A Black Box  8.1 General Considerations  8.2 Op-Amp-Based Circuits  8.3 Nonlinear Functions  8.4 Op-Amp Nonidealities.
CMOS Analog Design Using All-Region MOSFET Modeling
Function Generators. FUNCTION GENERATORS Function generators, which are very important and versatile instruments. provide a variety of output waveforms.
Low Power, High-Throughput AD Converters
EE140 Final Project Members: Jason Su Roberto Bandeira Wenpeng Wang.
FUNCTION GENERATOR.
Digital to Analog Converter for High-Fidelity Audio Applications Matt Smith Alfred Wanga CSE598A.
B.Sc. Thesis by Çağrı Gürleyük
G7 - PRACTICAL CIRCUITS [2 exam question - 2 groups]
Lesson 8: Analog Signal Conversion
ECE 3336 Introduction to Circuits & Electronics
Chapter 5 OUTLINE Op-Amp from 2-Port Blocks
Presentation transcript:

Digital to Analog Converter for High Fidelity Audio Applications Matt Smith Alfred Wanga CSE598A

Project Summary High Quality Audio Applications –Accurate Reproduction [16 bit] –Low Noise Versatile –Support for Standard Sampling Rates –Specifications that allow use in Various Audio Applications

R-2R Ladder Architecture * Buffer inserted on output for low output impedance

D Flip Flop Schematic

D Flip-Flop Simulation Results CLK DIN Q QNOT

Pass Switch NMOS pass transistor only CMOS Transmission gate not needed because we don’t go near VDD Sized to allow proper operation

Voltage Reference

Voltage Reference Results Circuit modified from Homework #3 provides 2.5V and 1.1V voltage reference Reference output stable down to ~3.3V supply voltage 2.5V reference varies by 400mV over -40C to 85C (3.2 mV/˚C) 1.1V reference varies by 150mV over -40C to 85C (1.2 mV/˚C)

Voltage Reference Results Power supply rejection ratio is 48dB LSB accuracy corresponds with 7mV p-p supply noise

Resistor 400K resistor takes ~13,700 um 2 We used values of K, K, K, and 8.073K Resistors are a large part of area, but there is room to spare in the pad frame Using large resistors decreased power and tx_gate size

Output Buffer Unity gain opamp Open loop gain = 2560

Output Buffer The high end wasn’t a problem – we wouldn’t go that high But what to do about the low end?

Output Filter Noise peaks are up to 12LSB * Noise also decreased significantly by the addition of a 10uF capacitor from Vref to ground

Complete Design Schematic

Source-follower and output buffer 200K resistors D - Flip Flops Bias Final Layout 400K resistors Transistor Switches Heavy-duty unity-gain buffer

Simulation Results - Overall Schematic simulation of the entire circuit

Simulation Results – Zoom-In Full-circuit simulation with all 16 bits operating. LSB increments are 28uV Noise on the vast majority of transitions is < 0.05 LSB

Simulation Results - Noise MSB transition point – momentary noise: 3.56mV (128LSB) Noise and non-linearity occur at significant bit transitions Trade-off between noise and non- linearity Tx_gates too small gives large non-linearity Tx_gates too large give large noise spikes Placing a huge capacitor (10uF) on the Vbias power line to the array helps transient noise Noise and non-linearity are worst for MSB and decrease by powers of 2 for less-significant bits

Simulation Results - Speed Fall time: 6.5us Rise time: 80ns Absolute maximum frequency where the circuit can achieve full amplitude is 1/(6.58us) = 152kHz Little distortion of full-amplitude square wave at the limit of human hearing (20kHz) No distortion of full-amplitude sine wave at 20kHz

Design Assessment Maximum output voltage: 3.441V Minimum output voltage: 1.604V Voltage swing: 1.836V LSB voltage change: 28uV Maximum Differential Non-linearity: 1LSB Integral Non-linearity: Approximately 16LSB Power consumption: 23.5mW

Future Work / Improvements Temperature stability (reference) Wide swing output Better low-pass filter would allow larger tx_gate and less integral non-linearity