Power delivery product applies to any USB speed

Slides:



Advertisements
Similar presentations
SUNIX Taiwan Headquarters SUNIX Vertriebs GmbH SUNIX do Brasil.
Advertisements

HARDWARE Rashedul Hasan..
May 16, USB 2.0 Compliance And Tools Kosta Koeman Software Engineer Intel Architecture Labs Intel.
Introduction Computer Hardware Jess 2006 EXPANSION CARDS BUS ARCHITECTURE AND CONNECTORS.
Improving Networks Worldwide. UNH InterOperability Lab Serial Advanced Technology Attachment (SATA) Use Cases.
USB FEATURES Presented by: Sinivas Dutta BCM SS09.
Travis Reed Todd Hummel Kwan-Truc. Concept USB 1.1 SPI b.
t Popularity of the Internet t Provides universal interconnection between individual groups that use different hardware suited for their needs t Based.
1 Design of the Front End Readout Board for TORCH Detector 10, June 2010.
UNH InterOperability Lab Serial Advanced Technology Attachment (SATA) Use Cases.
Peripheral Buses COMP Jamie Curtis. PC Buses ISA is the first generation bus 8 bit on IBM XT 16 bit on 286 or above (16MB/s) Extended through.
Identification And Function
IDE Interface. Objectives In this chapter, you will -Learn about each of the ATA standards (ATA-1 through ATA-6) used in PCs -Identify the ATA connector.
May 8, USB 2.0 Technical Overview Brad Hosler USB Engineering Manager Intel Corporation.
Introduction Electrical Considerations Data Transfer Synchronization Bus Arbitration VME Bus Local Buses PCI Bus PCI Bus Variants Serial Buses 11/06/20141Input/Output.
Peripheral Busses COMP Jamie Curtis. PC Busses ISA is the first generation bus 8 bit on IBM XT 16 bit on 286 or above (16MB/s) Extended through.
Your Interactive Guide to the Digital World Discovering Computers 2012.
Introduction to USB Development. USB Development Introduction Technical Overview USB in Embedded Systems Recent Developments Extensions to USB USB as.
Figure 1-2 Inside the computer case
Exercise 2 The Motherboard
Quick Presentation: EZ-PD CCG1: USB Type-C Port Controller With PD CCG1 = Type-C Controller Gen1 Type-C = New USB Connector Standard PD = Power Delivery.
A+ Guide to Managing and Maintaining your PC, 6e Chapter 1 Introducing Hardware v0.95.
Use a USB 3.0 Port to Add Gigabit Ethernet Connectivity
Your Interactive Guide to the Digital World Discovering Computers 2012 Lecture -1.
Cypress Roadmap: Trackpad Module
CCG2: USB Type-C Cable Controller With PD New Product Introduction
Engineering PresentationOwner: GSZ Rev *A Tech lead: RAJV Design Win Replication: FX3S RAID-on-Chip for Server Virtualization Rev *A A Fast,
Cypress Roadmap: USB Controllers
Design Win Replication: FX3 Solution for 3-D Imaging
Owner : SAYD Cypress Confidential Sales Training 2/21/ FTDI FT232R vs. USB Serial CY7C65213 USB - UART Converter Cable USB to UART Conversion at.
Owner: SKRG Rev *A Tech lead: EWOO 1Mb Quad SPI nvSRAM Quick Presentation 1 Quick Presentation: 1Mb Quad SPI nvSRAM Eliminate Batteries and Reduce.
Owner: GSZ Rev **Tech Lead: AKN CCG2: Type-C Cable Controller with PD Quick Presentation 1 Build Your USB Type-C Cable With EZ-PD CCG2, An ARM.
Copyright © 2007 Heathkit Company, Inc. All Rights Reserved PC Fundamentals Presentation 3 – The Motherboard.
May 16, USB 2.0 Technical Overview Brad Hosler USB Engineering Manager Intel Corporation.
Sharper Images From a One-Chip Solution:
Cypress Roadmap: Wireless/RF
Owner: GSZ Rev *ATech Lead: AKN New Product Introduction: CCG1: USB Type-C Port Controller With PD CCG1= Type-C Controller Gen1 Type-C= New USB.
October 10, USB 2.0 Technical Overview Brad Hosler USB Engineering Manager Intel Corporation.
Owner: ABVY (SKRG, OHP, DCN, GHR, DSG, GMRL, JMY) Synchronous SRAM With On-Chip ECC Quick Presentation Rev **Tech Lead: SKRG 1 High-Performance,
No.73-75, 49 Street(Middle Block) Pazundaung Township. Yangon, Myanmar Tel; / / / /
Embedded Network Interface (ENI). What is ENI? Embedded Network Interface Originally called DPO (Digital Product Option) card Printer without network.
McGraw-Hill/Irwin Copyright © 2013 by The McGraw-Hill Companies, Inc. All rights reserved. Extended Learning Module A Computer Hardware and Software.
USB Connectivity for UART Devices
5 USB Generations ~ 9.25 Hours ~ 14 mins ~ 70 sec ~ 35 sec (LS) (FS)
A+ Guide to Managing and Maintaining Your PC Fifth Edition Chapter 22 All About SCSI.
FX3 Solution for 3-D Imaging
©F.M. Rietti Communication Lines Fundamentals. ©F.M. Rietti LM-18 Computer Science SSI Embedded Systems I 2 Communication Lines Generally used to connect.
What is USB? Circuit Design Unit. What is USB? USB stands for ‘Universal Serial Bus’ and is the next step in creating a computer interface that really.
ECE445 – SPRING CSW Corey S Wilner – Cypress FAE January 26, 2016 UIUC ECE445 Project Ideas.
Your Interactive Guide to the Digital World Discovering Computers 2012 Edited by : Asma AlOsaimi.
Instructor: Syed Shuja Hussain Chapter 2: The System Unit.
Instructor: Syed Shuja Hussain Chapter 2: The System Unit.
IRIS Active Source Workshop Jan 29, 2014 Tucson AZ 125 Texan Recorder Data Storage.
PC COMPONENTS. System Unit Cases This is the cabinet that holds the main components of a computer. It includes a plastic front panel for aesthetic purpose.
HOME SECURITY USING WIRELESS SENSOR NETWORK UNDER THE ESTEEMED GUIDANCE OF: P.RAMESH D.SIVOM( ) KANMANI RAVI( ) B.SAI RAJSEKHAR( )
Copyright © 2016 by McGraw-Hill Education. All rights reserved. Mike Meyers’ CompTIA A+ ® Guide to Managing and Troubleshooting PCs Fifth Edition Copyright.
Sharper Images from a One-Chip Solution:
HX3: Cypress’s USB 3.0 Hub Controller
New Product Introduction: EZ-PD CCG2: USB Type-C Cable Controller With PD CCG2 = Type-C Controller Gen2 Type-C = Reversible Slim USB Connector PD =
Cypress Roadmap: Platform PSoC®
HX3: Cypress’s USB 3.0 Hub Controller
FX3S RAID-on-Chip for Server Virtualization
New Product Introduction: EZ-PD CCG1: USB Type-C Port Controller With PD CCG1 = Type-C Controller Gen1 Type-C = New USB Connector Standard PD = Power.
Cypress Roadmap: CapSense® Controllers
Cypress Roadmap: USB Controllers
Cypress HX3 vs. Via Labs VL812 Docking Station Applications
Future Designs, Inc. Your Development Partner
Cypress Roadmap: CapSense® Controllers
Cypress Roadmap: Asynchronous SRAMs
Quick Presentation: 16Mb Asynchronous SRAM with ECC ECC = Error-Correcting Code New High-Speed, Low-Power Asynchronous SRAMs With On-Chip ECC to Improve.
Presentation transcript:

Power delivery product applies to any USB speed Cypress USB Portfolio Device Hub Bridge Host Storage Power Delivery USB 3.0 CYUSB301x FX3 32 Bit Bus to USB 3.0 ARM9; 512 KB RAM CYUSB33xx HX3 4 Ports; Shared Link™ 2 BC 1.23; Ghost Charge™ 4 CYUSB306x CX3 CSI-25 to USB 3.0 4 CSI-25 Lanes; 1 Gbps/Lane CYUSB303x FX3S™ 16 Bit Bus to USB 3.0 RAID8; Dual SDXC6/eMMC7 CY7C6621X USB-PD 2 Ports; 5 Profiles; 100 W I2C/SMBus CYUSB302x SD3 SDXC6/eMMC7 to USB 3.0 RAID8 CY7C6801x/53 FX2LP 16 Bit Bus to USB 2.0 8051; 16 KB RAM CY7C656x4 HX2VL 4 Ports 4 Transaction Translators CYWB016xBB Bay™ HS USB OTG Dual SDXC6/eMMC7 CYWB032xABX Arroyo™ 16 Bit Bus to USB 2.0 8051; SD/eMMC7 USB 2.0 CY7C68003 TX2UL ULPI1 PHY 13, 19.2, 24, 26 MHz CY7C656x1 HX2LP 4 Ports 1 Transaction Translator CYWB022xABS Astoria™ 16 Bit Bus to USB 2.0 8051; Dual SD/eMMC7 Power delivery product applies to any USB speed CY7C6803x NX2LP NAND Flash to USB 2.0 8051; 15 KB RAM CY7C683xx AT2LP PATA9 to USB 2.0 8051 USB 1.1 CY7C638xx enCoRe™ II M8C MCU; 20 GPIO SPI; 8 KB Flash CY7C64225 USB-to-UART 230 Kbps SL811HS FS USB Host/Device 256 Byte RAM CY7C64215 enCoRe III M8C MCU; 50 GPIO; ADC I2C/SPI; 16 KB Flash CY7C65213 USB-to-UART 3 Mbps; 8 GPIO CY7C67300 EZ-Host 4 Ports; FS USB OTG 32 GPIO CY7C643xx enCoRe V M8C MCU; 36 GPIO; ADC I2C/SPI; 32 KB Flash CY7C6521x USB-Serial UART/SPI/I2C to USB 2 Channels; CapSense® CY7C67200 EZ-OTG™ 2 Ports; FS USB OTG 25 GPIO 1 UTMI low pin interface 2 Simultaneous USB 2.0 and USB 3.0 traffic on the same port 3 Battery Charging specification rev 1.2 4 Enables USB charging without host connection 5 Camera Serial Interface v2.0 6 SD Extended Capacity 7 Embedded MultiMediaCard 8 Redundant array of independent disks 9 Parallel ATA Production Sampling Development/Concept New

HX3: Cypress USB 3.0 Hub Controller HX3 Features Block Diagram USB 3.0-compliant 4-port Hub controller USB-IF certified (Test ID: 330000047) WHQL certified for Windows 7, Window 8, Windows 8.1 Shared Link™: Supports simultaneous SuperSpeed (SS) and USB 2.0 Devices on the same port (effective 8 ports) Ghost Charge™: Enables USB charging while the Hub is disconnected from a USB Host Charging Standard support: USB-IF Battery Charging v1.2 Apple Charging Standard Charging an OTG Host in an ACA-Dock Programming of external EEPROM via USB-I2C bridge Configurable drive, eye height1 for SS and USB 2.0 PHYs 68-QFN (8 x 8 x 1.0 mm), 88-QFN (10 x 10 x 1.0 mm) Upstream Port EEPROM 4 2 2 HX3 Hub USB 3.0 PHY USB 2.0 PHY SS PHY MCU 8 I2C 32 32 16 SuperSpeed Hub Controller USB 2.0 Hub Controller 32 16 Buffers Repeater 4x TT2 32 16 Routing Logic Routing Logic 32 Collateral 16 Datasheet: HX3 USB 3.0 Hub Datasheet Application Note: HX3 Hardware Design Guide Certification Report: HX3 Certification Report Interoperability Report: HX3 Interoperability Report USB 3.0 PHY SS PHY USB 2.0 PHY USB 3.0 PHY SS PHY USB 2.0 PHY USB 3.0 PHY SS PHY USB 2.0 PHY USB 3.0 PHY SS PHY USB 2.0 PHY 4 2 4 2 4 2 4 2 Downstream Port 1 Downstream Port 2 Downstream Port 3 Downstream Port 4 Boards and Software Availability Kits: CY4609, CY4603, CY4613 Configuration Utility: Blaster Plus3 Sampling: Now Production: Q1 2014 1 The vertical opening of SS or Hi-Speed (HS) eye diagram expressed in volts; USB 3.0 spec = 100 mV, USB 2.0 spec = 350 mV 2 Transaction Translator (TT) is a logic block that translates FS/LS traffic into HS traffic. HX3 has 4 TTs (one per DS port), eliminating sharing of FS bandwidth 3 A Cypress GUI-based PC application for setting HX3 configuration parameters in an external EEPROM

HX3’s Shared Link Splits 1 Port into 2 Use Shared Link to double the number of USB ports Shared Link allows each downstream USB 3.0 port to be split into an internal SS port and a standard USB 2.0 port Example: Shared Link Provides Six USB Ports in a Notebook USB 3.0 Port Split into SS Port and Standard USB 2.0 Port Notebook PC Motherboard USB 3.0 Camera USB 2.0 WiFi Module Standard USB 2.0 Port SS (internal) 4 USB 2.0 2 USB 3.0 6 PC Chipset USB 3.0 Host DS4 6 DS1 USB 3.0 Internal SS Port 6 HX3 US 6 DS2 USB 3.0 DS3 USB 3.0 SSRX- SSRX+ SSTX- SSTX+ D- D+ 6 2 USB 2.0 SS (internal) 4 USB 3.0 Card Reader HX3 USB 3.0 Port HX3’s Shared Link creates eight downstream ports from a four-port USB 3.0 Hub

HX3 Supports Many Charging Standards Charge multiple portable Devices with HX3 HX3 supports BC v1.2, YD/T 1591-20061 and the Apple Charging Standard Use special charging modes Ghost Charge: Charges a portable Device without the need for a Host connected to the US port ACA-Dock: Charges a smartphone or tablet supporting USB On-the-Go2 (OTG) Example: Notebook PC Docking Station with Ghost Charge Example: Tablet Docking Station with ACA-Dock Power to Smartphone (HX3 Downstream Port) HX3 USB Cable Power to Tablet (HX3 Upstream Port) Power to USB HDD (HX3 Downstream Port) Notebook PC Undocked HX3 USB Cable USB HDD Charge a smartphone without docking the notebook Provide power to both upstream and downstream ports 1 A USB battery charging standard defined by the Chinese Ministry of Information and Industry 2 A USB-IF specification that requires portable Devices to function as a Host when connected to Devices and to function as a Device when connected to a Host

HX3 Drives Longer USB 3.0 PCB Traces PC motherboards sometimes need longer PCB traces, often greater than 6 inches HX3 enables the use of trace lengths up to 11” compared to 6” specified by the competition HX3 gives board designers more flexibility in placing a USB 3.0 Hub on a PCB HX3 Silicon Validation Board USB 3.0 Eye Diagram, 4.5” Trace Eye Height = 265 mV1 USB Connector 4.5” PCB 10’ Cable HX3 6.0” USB 3.0 Eye Diagram, 7.5” Trace Eye Height = 209 mV1 10’ Cable 7.5” 9.0” USB 3.0 Eye Diagram, 11.0” Trace Eye Height = 142 mV1 10’ Cable 11.0” HX3’s signal quality provides more flexibility in your PCB design 1 USB 3.0 spec = 100 mV