Manufacturing Process

Slides:



Advertisements
Similar presentations
MICROELECTROMECHANICAL SYSTEMS ( MEMS )
Advertisements

 1999 Arizona Board of Regents for The University of Arizona
FABRICATION PROCESSES
Process Flow : Overhead and Cross Section Views ( Diagrams courtesy of Mr. Bryant Colwill ) Grey=Si, Blue=Silicon Dioxide, Red=Photoresist, Purple= Phosphorus.
CMOS Fabrication EMT 251.
Lecture 0: Introduction
Introduction To Microelectronics Fabrication Processes
CMOS Process at a Glance
Chapter 2 Modern CMOS technology
VLSI Design Lecture 2: Basic Fabrication Steps and Layout
INTEGRATED CIRCUITS Dr. Esam Yosry Lec. #6.
Lecture #23 Fabrication OUTLINE Reading (Rabaey et al.)
Design and Implementation of VLSI Systems (EN1600) lecture04 Sherief Reda Division of Engineering, Brown University Spring 2008 [sources: Sedra/Prentice.
IC Fabrication and Micromachines
Device Fabrication Technology
The Physical Structure (NMOS)
Process integration
Design and Implementation of VLSI Systems (EN0160) Sherief Reda Division of Engineering, Brown University Spring 2007 [sources: Sedra/Prentice Hall, Saint/McGrawHill,
Spring 2007EE130 Lecture 42, Slide 1 Lecture #42 OUTLINE IC technology MOSFET fabrication process CMOS latch-up Reading: Chapter 4 Die photo of Intel Penryn.
The Deposition Process
INTEGRATED CIRCUITS Dr. Esam Yosry Lec. #5.
EE141 © Digital Integrated Circuits 2nd Manufacturing 1 Manufacturing Process I Dr. Shiyan Hu Office: EERC 518 Adapted and modified from Digital Integrated.
Lecture 11.0 Etching. Etching Patterned –Material Selectivity is Important!! Un-patterned.
INTEGRATED CIRCUITS Dr. Esam Yosry Lec. #7. Etching  Introduction  Etching  Wet Etching  Dry Etching  Plasma Etching  Wet vs. Dry Etching  Physical.
ES 176/276 – Section # 2 – 09/19/2011 Brief Overview from Section #1 MEMS = MicroElectroMechanical Systems Micron-scale devices which transduce an environmental.
Semiconductor Processing (front-end) Stuart Muter /02/2002.
Z. Feng VLSI Design 1.1 VLSI Design MOSFET Zhuo Feng.
Manufacturing Process
McGill Nanotools Microfabrication Processes
CMOS Process Flow.
CS/EE 6710 CMOS Processing. N-type Transistor + - i electrons Vds +Vgs S G D.
Microelectronic Device Fabrication
Lecture 12.0 Deposition. Materials Deposited Dielectrics –SiO2, BSG Metals –W, Cu, Al Semiconductors –Poly silicon (doped) Barrier Layers –Nitrides (TaN,
Fabrication of Active Matrix (STEM) Detectors
Thin Film Deposition Quality – composition, defect density, mechanical and electrical properties Uniformity – affect performance (mechanical , electrical)
Surface MEMS 2014 Part 1
반도체 제작 공정 재료공정실험실 동아대학교 신소재공학과 손 광 석 隨處作主立處開眞
INTEGRATED CIRCUITS Dr. Esam Yosry Lec. #2. Chip Fabrication  Silicon Ingots  Wafers  Chip Fabrication Steps (FEOL, BEOL)  Processing Categories 
Integrated Circuit Devices Professor Ali Javey Summer 2009 Fabrication Technology.
Metallization: Contact to devices, interconnections between devices and to external Signal (V or I) intensity and speed (frequency response, delay)
Thermodynamics in Chip Processing II Terry A. Ring.
Chapter Extra-2 Micro-fabrication process
Semiconductor Manufacturing Technology Michael Quirk & Julian Serda © October 2001 by Prentice Hall Chapter 9 IC Fabrication Process Overview.
EE141 © Digital Integrated Circuits 2nd Manufacturing 1 Manufacturing Process Dr. Shiyan Hu Office: EERC 731 Adapted and modified from Digital Integrated.
Introduction to CMOS VLSI Design CMOS Fabrication and Layout Harris, 2004 Updated by Li Chen, 2010.
© 2001 by Prentice HallSemiconductor Manufacturing Technology by Michael Quirk and Julian Serda Semiconductor Manufacturing Technology Michael Quirk &
Top Down Manufacturing
By: Joaquin Gabriels November 24 th,  Overview of CMOS  CMOS Fabrication Process Overview  CMOS Fabrication Process  Problems with Current CMOS.
Norhayati Soin 05 KEEE 4425 WEEK 8 2/9/2005 LECTURE 10: KEEE 4425 WEEK 8 CMOS FABRICATION PROCESS.
1 3 MEMS FABRICATION Ken Gilleo PhD ET-Trends LLC 24%
Introduction EE1411 Manufacturing Process. EE1412 What is a Semiconductor? Low resistivity => “conductor” High resistivity => “insulator” Intermediate.
Spencer/Ghausi, Introduction to Electronic Circuit Design, 1e, ©2003, Pearson Education, Inc. Chapter 3, slide 1 Introduction to Electronic Circuit Design.
Vacuum Technology.
IC Processing. Initial Steps: Forming an active region Si 3 N 4 is etched away using an F-plasma: Si3dN4 + 12F → 3SiF 4 + 2N 2 Or removed in hot.
IC Fabrication/Process
Dynamic Behavior of MOS Transistor. The Gate Capacitance t ox n + n + Cross section L Gate oxide x d x d L d Polysilicon gate Top view Gate-bulk overlap.
CMOS VLSI Fabrication.
CMOS FABRICATION.
Plasma bay modernised in Sentech SI 500 RIE cluster Si 3 N 4, SiO 2, polySi and Al etching 2 x Oxford System 100 ICP Si 3 N 4, SiO 2, polySi, polymers,
Lecture 24, Slide 1EECS40, Spring 2004Prof. Sanders Lecture #24 OUTLINE Modern IC Fabrication Technology –Doping –Oxidation –Thin-film deposition –Lithography.
Io School of Microelectronic Engineering Lecture IV B.
Process integration Wafer selection active role for the wafer ? passive role ? –thermal conductivity –optical transparency –flat,
Lecture 2 State-of-the art of CMOS Technology
CMOS Fabrication CMOS transistors are fabricated on silicon wafer
Manufacturing Process I
Modern Semiconductor Devices for Integrated Circuits (C. Hu) Slide 3-1 Chapter 3 Device Fabrication Technology About transistors (or 10 billion for.
VLSI System Design LEC3.1 CMOS FABRICATION REVIEW
Manufacturing Process I
Lecture 12.0 Deposition.
Manufacturing Process I
Presentation transcript:

Manufacturing Process LSI Logic Japan Semiconductor Manufacturing Process

What part at LLJS ? LSI Logic Japan Si wafer Customer Assembly LSI Logic Japan Semiconductor LSI Logic Japan Si wafer Patterned wafer Sorted wafer Customer Assembly

CMOS Cross Section Silicon N-Well N+ S/D P+ S/D Field Oxide P-Well LSI Logic Japan Semiconductor CMOS Cross Section Silicon N-Well N+ S/D P+ S/D Field Oxide P-Well Poly Si Gate Gate Oxide N-MOS Tr. P-MOS Tr.

CMOS 3LM Cross Section W Plug Meatl-3 Metal-2 Insulator Metal-1 LSI Logic Japan Semiconductor CMOS 3LM Cross Section W Plug Meatl-3 Metal-2 Insulator Metal-1 Silicon

Cross Section of Process Flow LSI Logic Japan Semiconductor Cross Section of Process Flow - Field Oxidation - Si3N4 SiO2 Pad P-Sub. Oxidation SiO2 Bird’s beak P-Sub.

Cross Section of Process Flow - Implantation, Diffusion - LSI Logic Japan Semiconductor Cross Section of Process Flow - Implantation, Diffusion - Impla Resist SiO2 P-Sub. Diff (Anneal at ~900℃) Well P-Sub.

Process Cycle Diffusion Ion Implant Cleaning Masking CMP Etching PVD LSI Logic Japan Semiconductor Diffusion Ion Implant Cleaning Masking CMP Etching CVD PVD

Masking Process - Stepper Optics - Mask Elliptic Mirror LSI Logic Japan Semiconductor Fly’s Eye Lens Mask Elliptic Mirror Mercury Arc Lamp Projection Lens Photo Resist Si Wafer

Masking Process - Development - Exposure Developer Resist Sub. Sub. LSI Logic Japan Semiconductor Masking Process - Development - Exposure Developer Resist Sub. Sub. Etching Sub.

LSI Logic Japan Semiconductor Masking Process - Projected Image -

Cleaning Process - RCA Wet Station - HF bath OR bath SC-1 bath LSI Logic Japan Semiconductor Cleaning Process - RCA Wet Station - DIW Filter Filter P P HF bath Oxide Strip OR bath DI water Rinse SC-1 bath Organic Remove QDR bath DI water Rinse Cooling tube DIW Filter P IPA vapor bath Drying FR bath DI water Rinse H-QDR bath Hot DI water Rinse SC-2 bath Metal Remove

Oxidation Process - Vertical Furnace - Quartz Boat Wafer Quartz Tube LSI Logic Japan Semiconductor Quartz Boat Wafer Quartz Tube Heater TC Exhaust Lamp Silicon chip H2, N2 O2, N2, HCl

Ion Implatation Process LSI Logic Japan Semiconductor Ion Implatation Process Ion Source Power Supply Analyzer Magnet Y-Scanning Plate Disk Wafer X-Scanning Plate Gas Source Slit Accelerator Ion Beam

( Hot Wall Type Vertical Furnace ) LP-CVD Process ( Hot Wall Type Vertical Furnace ) LSI Logic Japan Semiconductor Heater Outer Tube Boat Wafer Inner Tube Quartz Cap Reactive Gas Vacuum

(Dual Frequency, Multi-station Sequential Deposition) LSI Logic Japan Semiconductor PE-CVD Process (Dual Frequency, Multi-station Sequential Deposition) #7 #6 #5 #4 #3 #2 #1 Reactor Chamber Loadlock

(Wafer Face Down, Multi-D/H Sequential Deposition) AP-CVD Process (Wafer Face Down, Multi-D/H Sequential Deposition) LSI Logic Japan Semiconductor

- DC Magnetron Sputtering - PVD Process - DC Magnetron Sputtering - LSI Logic Japan Semiconductor Magnet Plasma Area Target Al or Ti Ar+ Shield Ar+ Power Supply Wafer + Vacuum Pump Ar Gas

Etching Process Process chamber GAS [ CF4, CHF3 , Cl2 ] ANODE WAFER LSI Logic Japan Semiconductor Process chamber GAS [ CF4, CHF3 , Cl2 ] ANODE WAFER CATHODE RF POWER VACUUM PUMP

CMP (Chemical Mechanical Polishing) LSI Logic Japan Semiconductor CMP (Chemical Mechanical Polishing) Process Principle Slurry Force Wafer Carrier Polishing Pad Wafer Table The surface of the wafer is polished by the slurry.

In-Line Monitoring Tools LSI Logic Japan Semiconductor

In-Line Monitoring Flow 1 Defect Classification LSI Logic Japan Semiconductor Defect Map Trend Chart Wafer Inspection Microscope SEM Defect Classification

In-Line Monitoring Flow 2 LSI Logic Japan Semiconductor Elemental Analysis (EDX) Analysis & Investigation Cross-Section (FIB) Feedback to Root Cause Electron Mode Ion Mode

Process Trend Lithography : KrF, ArF, F2, EUV LSI Logic Japan Semiconductor Lithography : KrF, ArF, F2, EUV Metallization : Cu, Low-K Manufacturing : 300mm, Single Wafer

Semiconductor Business LSI Logic Japan Semiconductor Semiconductor Business 226.5 B$ ~ World / yr 2000 2.7 B$ ~ LSI / yr 2000