FPGA-based Dedispersion for Fast Transient Search John Dickey 23 Nov 2005 Orange, NSW.

Slides:



Advertisements
Similar presentations
Digital Correlator Design Using Vertex-2 FPGAs
Advertisements

Baseband Processing and SKA Simulations using Supercomputers: Enhancing Australia‘s radio astronomy facilities and its bid for the SKA Steven Tingay Swinburne.
University Of Vaasa Telecommunications Engineering Automation Seminar Signal Generator By Tibebu Sime 13 th December 2011.
Embedded DSP Spectrum Analyzer May 0104 April 25, 2001 Teradyne Corp Julie Dickerson Bill Black Prihamdhani AmranEE Ryan ButlerCprE Aaron DelaneyEE Nicky.
The Highest Time-Resolution Measurements in Radio Astronomy: The Crab Pulsar Giant Pulses Tim Hankins New Mexico Tech and NRAO, Socorro, NM Extreme Astrophysics.
DFT Filter Banks Steven Liddell Prof. Justin Jonas.
Some Thoughts on Technology and Strategies for Petaflops.
BEEKeeper Remote Management and Debugging of Large FPGA Clusters Terry Filiba Navtej Sadhal.
Configurable System-on-Chip: Xilinx EDK
Prototype SKA Technologies at Molonglo: 3. Beamformer and Correlator J.D. Bunton Telecommunications and Industrial Physics, CSIRO. Australia. Correlator.
Ninth Synthesis Imaging Summer School Socorro, June 15-22, 2004 Cross Correlators Walter Brisken.
Atacama Large Millimeter/submillimeter Array Expanded Very Large Array Robert C. Byrd Green Bank Telescope Very Long Baseline Array Digital Signal Processing.
FPGA-Based Systems Design Flow in Action By: Ramtin Raji Kermani.
CSIRO. Paul Roberts Digital Receivers SKANZ 2012 Digital Receivers for Radio Astronomy Paul Roberts CSIRO Astronomy and Space Science Engineering Development.
1 A survey on Reconfigurable Computing for Signal Processing Applications Anne Pratoomtong Spring2002.
Using Programmable Logic to Accelerate DSP Functions 1 Using Programmable Logic to Accelerate DSP Functions “An Overview“ Greg Goslin Digital Signal Processing.
GallagherP188/MAPLD20041 Accelerating DSP Algorithms Using FPGAs Sean Gallagher DSP Specialist Xilinx Inc.
1 DSP Implementation on FPGA Ahmed Elhossini ENGG*6090 : Reconfigurable Computing Systems Winter 2006.
FPGA Based Fuzzy Logic Controller for Semi- Active Suspensions Aws Abu-Khudhair.
Low Cost TDC Using FPGA Logic Cell Delay Jinyuan Wu, Z. Shi For CKM Collaboration Jan
General FPGA Architecture Field Programmable Gate Array.
U niversity of S cience and T echnology of C hina Design for Distributed Scheme of WCDA Readout Electronics CAO Zhe University of Science and Technology.
Real time DSP Professors: Eng. Julian Bruno Eng. Mariano Llamedo Soria.
Backend electronics for radioastronomy G. Comoretto.
ASKAP Signal Processing Overview DIFX Users and Developers Meeting
DBBC Stutus Report November 2007 G. Tuccari, W. Alef, S. Buttaccio, G. Nicotra, M. Wunderlich.
DLS Digital Controller Tony Dobbing Head of Power Supplies Group.
SYSTEM-ON-CHIP (SoC) AND USE OF VLSI CIRCUIT DESIGN TECHNOLOGY.
Design and performance of fast transient detectors Cathryn Trott, Nathan Clarke, J-P Macquart ICRAR Curtin University.
TOW 2007: Correlator Theory Kerry Kingham - U.S. Naval Observatory Roger Cappallo – Haystack Observatory Mike Titus - Haystack Observatory.
Software Defined Radio 長庚電機通訊組 碩一 張晉銓 指導教授 : 黃文傑博士.
PULSAR SURVEYS (AO & GBT) Why? How deep can we go? (D max, V max ) Example surveys Hardware Funding.
NTD/xNTD Signal Processing Presented by: John Bunton Signal Processing team: Joseph Pathikulangara, Jayasri Joseph, Ludi de Souza and John Bunton Plus.
J. Christiansen, CERN - EP/MIC
XNTD/SKAMP/LFD Correlator 4th RadioNet Engineering Forum Workshop Next Generation Correlators for Radio Astronomy and Geodesy June 2006, Groningen,
The BEST-2 SKA pathfinder is composed by 32 receivers. The front ends are installed on the focal lines of 8 cylinders, offering a collecting area of about.
® SPARTAN Series High Volume System Solution. ® Spartan/XL Estimated design size (system gates) 30K 5K180K XC4000XL/A XC4000XV Virtex S05/XL.
Correlator Growth Path EVLA Advisory Committee Meeting, March 19-20, 2009 Michael P. Rupen Project Scientist for WIDAR.
A Front End and Readout System for PET Overview: –Requirements –Block Diagram –Details William W. Moses Lawrence Berkeley National Laboratory Department.
Nov 3, 2009 RN - 1 Jet Propulsion Laboratory California Institute of Technology Current Developments for VLBI Data Acquisition Equipment at JPL Robert.
Short Time Fourier Transform-based method for fast transients detection Centre for eResearch, University of Auckland, New Zealand,
1 Advanced ATNF Correlators Dick Ferris AT Electronics Development Group May 2003.
Australian Astronomy MNRF Development of Monolithic Microwave Integrated Circuits (MMIC) ATCA Broadband Backend (CABB)
Real-time Acquisition and Processing of Data from the GMRT Pulsar Back- ends Ramchandra M. Dabade (VNIT, Nagpur) Guided By, Yashwant Gupta.
An FX software correlator for VLBI Adam Deller Swinburne University Australia Telescope National Facility (ATNF)
Ariadne’s Thread Kristian Zarb Adami. Simulator Aims ۞ Provide the system architect a tool to visualise trade-offs in designs ۞ Provide the scientist.
The Correlators ( Spectrometers ) Mopra Induction - May 2005.
Brent CarlsonEVLA System PDR (Correlator V2) December 4-5, Correlator.
by Arjun Radhakrishnan supervised by Prof. Michael Inggs
Tenth Synthesis Imaging Summer School UNM, June 13-20, 2006 Cross Correlators Walter Brisken.
Review of developments in Australasia and mainland Asia Steven Tingay Swinburne University of Technology Next Generation correlator meeting, JIVE 27 -
A real-time software backend for the GMRT : towards hybrid backends CASPER meeting Capetown 30th September 2009 Collaborators : Jayanta Roy (NCRA) Yashwant.
Omnisys There are a few different activities at Omnisys that may be of your interests. –New correlation spectrometer IC’s. –New FFT spectrometers –Future.
Philippe Picard 2 nd SKADS Workshop October 2007 Station Processing Philippe Picard Observatoire de Paris Meudon, 11th October 2007.
ATCA GPU Correlator Strawman Design ASTRONOMY AND SPACE SCIENCE Chris Phillips | LBA Lead Scientist 17 November 2015.
A New Class of High Performance FFTs Dr. J. Greg Nash Centar ( High Performance Embedded Computing (HPEC) Workshop.
1 Level 1 Pre Processor and Interface L1PPI Guido Haefeli L1 Review 14. June 2002.
M.P. Rupen, Synthesis Imaging Summer School, 18 June Cross Correlators Michael P. Rupen NRAO/Socorro.
Introduction to Field Programmable Gate Arrays (FPGAs) EDL Spring 2016 Johns Hopkins University Electrical and Computer Engineering March 2, 2016.
B0111 Performance Anxiety ENGR xD52 Eric VanWyk Fall 2012.
Possible Instrumentation Development Items for SKA at ASIAA Chau-Ching Chiong (ASIAA) and Yuh-Jing Hwang, Homin Jiang, Chao-Te Li.
VGOS GPU Based Software Correlator Design Igor Surkis, Voytsekh Ken, Vladimir Mishin, Nadezhda Mishina, Yana Kurdubova, Violet Shantyr, Vladimir Zimovsky.
FP7 Uniboard project Digital Receiver G. Comoretto, A. Russo, G. Tuccari, A Baudry, P. Camino, B. Quertier Dwingeloo, February 27, 2009.
Digital Receivers for Radio Astronomy
Digital Down Converter (DDC)
The UniBoard Generic Hardware for Radio Astronomy Signal Processing
A Digital Signal Prophecy The past, present and future of programmable DSP and the effects on high performance applications Continuing technology enhancements.
The performance requirements for DSP applications continue to grow and the traditional solutions do not adequately address this new challenge Paradigm.
The Uniboard  FPGA Processing for Astronomy
SKAMP Square Kilometre Array Molonglo Prototype
Presentation transcript:

FPGA-based Dedispersion for Fast Transient Search John Dickey 23 Nov 2005 Orange, NSW

ALTIUM, Ltd. corporate donation: FPGA application development software, nanoboard platform, design tools, and training, retail purchase price of everything ~$150,000. Partial funding by an ARC Discovery grant. UTas Staff: JD, Simon Ellingsen (senior lecturer) Eric Baynes (sr. electronics tech) Aidan Hotan (postdoc) Jamie Stevens (postdoc) three grad students (associated) David Warren (Altium and UTas) Brett Muir (design engineer) John Russell (digital engineer)

FPGA applications in Radio Astronomy Pulsar and transient searches (dedispersion) Autocorrelators (spectrometers) Cross-correlators (interferometry, VLBI) Data editing, calibration, mapping Real-time adjustment of receivers, delays… Multi-beaming, focal plane array processing Studying the e-field at the Nyquist rate

UTas - Altium Board design nearly finished (Brett Muir, John Russell) chips purchased, board fabrication in ~1.5 month Xilinx virtex 4 - SX55 workhorse FPGA Xilinx spartan 3 (for jtag chain) and virtex 2-pro (for control) memory, ethernet, config devices high speed scsi-2 input plus up/down links The goal: a general purpose board to replace all observatory backends!

Xilinx Virtex-4 SX times: 55,296 times:

Correlator Implementation Using Altium Virtex 4 SX35 daughterboard with nanoboard Device performs autocorrelation and cross correlation of RF input signals plus noise at speeds up to 80 M s/s. FPGA substrate provides latch in, shift register, multiply and accumulate, readout, and VGA graphics display. Embedded (simulated) processors provide program control. August Aidan Hotan:

digitised signal in shift with adjustable time step present data x x x x x x x x x x x x             multiply and accumulate Correlator Architecture Fourier Transform using synthesized TSK3000 processor on-board FPGA autocorrelation function

Example of SX55 application: Fourier Transform Dedispersion February? 2006: digitised signal in shift at adjustable time step latch FFT, bit-reverse, magnitudeDynamic Spectra Floating- point Processors

frequency time Dedispersion from Dynamic Spectra time series Sum along dispersion lines fast algorithm addition (can use gates only)

The Observing Frequency and the DM Determine the Storage and Computation Load t  N   tt Nyquist Cells:   t = 1/2

The Observing Frequency and the DM Determine the Storage and Computation Load t for DM=100,  = 100 MHz  t = 30ms = 6000  t where  N   tt tt for N=1000 frequency channels,  t = 5  s example: observing at 1.4 GHz

Xilinx Virtex 4 SX55 This FPGA chip is effectively a 512 processor supercomputer,with a substrate of 55,296 logic cells

Speed is No Problem… For a 64 channel spectrum, the SX55 could use a DSP for every block. Thus it can compute a new spectrum every 4 clock cycles = 10 ns, for a sample rate of 0.16 ns, bandwidth of 3.2 GHz. For a 512 channel spectrum, the SX55 could use a DSP for every row. Thus it can compute a new spectrum every 36 clock cycles = 90 ns, for a sample rate of 0.18 ns, bandwidth of 2.8 GHz.

… so the DSP’s can do several jobs. time series thresholding, RFI suppression… For a 100 MHz bandwidth, the FPGA could take the Fourier transform 30 times in the N  t time it takes to collect the data.

Want Correlators? The EVLA correlator will handle 40 antennas (780 baselines) with 8 bands of 2 GHz each. This would require about 400 FPGA’s similar to the SX55, cost ~$500K (vs. $12M budget). The LN-SD SKA (~4000 antennas ?), say 10 7 baselines, BW ~ 1GHz(?) could be done with a few 10 4 Virtex 4’s. Today’s cost, a few 10 7 $. In 2015, by Moore’s Law, ~10 5 $. (This is without any grouping of the antennas into “stations”, and assuming direct FT rather than cross correlation.)

Conclusions FPGA technology offers the advantages of the “software correlator”, i.e. to upgrade to new platforms without reworking the design. Altium design tools make programming the FPGA as easy as … (as programming a computer?). We can finally do our signal processing at the Nyquist rate, in real time!!