Section II Basic PLD Architecture. Section II Agenda  Basic PLD Architecture —XC9500 and XC4000 Hardware Architectures —Foundation and Alliance Series.

Slides:

Advertisements

Similar presentations

Xilinx CPLDs and FPGAs Module F2-1. CPLDs and FPGAs XC9500 CPLD XC4000 FPGA Spartan FPGA Spartan II FPGA Virtex FPGA.

Advertisements

Programmable Logic Devices

Spartan II Features  Plentiful logic and memory resources –15K to 200K system gates (up to 5,292 logic cells) –Up to 57 Kb block RAM storage  Flexible.

FPGA-Based System Design: Chapter 3 Copyright  2004 Prentice Hall PTR SRAM-based FPGA n SRAM-based LE –Registers in logic elements –LUT-based logic element.

PLD Technology Basics. Basic PAL Architecture DQ Q CLK OE Fuse.

Implementing Logic Gates and Circuits Discussion D5.1.

Implementing Logic Gates and Circuits Discussion D5.3 Section 11-2.

The Xilinx CPLD Lecture 4.2. XC9500 CPLDs 5 volt in-system programmable (ISP) CPLDs 5 ns pin-to-pin 36 to 288 macrocells (6400 gates) Industry’s.

Programmable Logic Devices by Abdulqadir Alaqeeli 1/27/98.

Introduction to Computer Engineering by Richard E. Haskell Xilinx CPLDs Lab 2b Module M2.4.

Programmable logic and FPGA

FPGAs and VHDL Lecture L13.1 Sections 13.1 – 13.3.

Multiplexers, Decoders, and Programmable Logic Devices

ECE 331 – Digital System Design Tristate Buffers, Read-Only Memories and Programmable Logic Devices (Lecture #16) The slides included herein were taken.

CMPUT Computer Organization and Architecture II1 CMPUT329 - Fall 2003 Topic: Internal Organization of an FPGA José Nelson Amaral.

Implementing Digital Circuits Lecture L3.1. Implementing Digital Circuits Transistors and Integrated Circuits Transistor-Transistor Logic (TTL) Programmable.

1. 2 FPGAs Historically, FPGA architectures and companies began around the same time as CPLDs FPGAs are closer to “programmable ASICs” -- large emphasis.

Adv. Digital Circuit Design

Introduction to FPGA’s FPGA (Field Programmable Gate Array) –ASIC chips provide the highest performance, but can only perform the function they were designed.

Xilinx CPLDs and FPGAs Lecture L1.1. CPLDs and FPGAs XC9500 CPLD Spartan II FPGA Virtex FPGA.

1 DIGITAL DESIGN I DR. M. MAROUF FPGAs AUTHOR J. WAKERLY.

Programmable Solutions in Smart Card Readers. ® Xilinx Overview  Xilinx - The Industry Leader in Logic Solutions - FPGAs & CPLDs —High-density.

Programmable Solutions in Video Capture/Editing. Overview  Xilinx - Industry Leader in FPGAs/CPLDs High-density, high-speed, programmable, low cost logic.

CSET 4650 Field Programmable Logic Devices Dan Solarek Introduction to CPLDs Complex Programmable Logic Devices.

Unit 9 Multiplexers, Decoders, and Programmable Logic Devices

Xilinx CPLDs Low Cost Solutions At All Voltages. 0.35u CPLD Product Portfolio Complete Solutions for all Markets 0.18u 0.25u XC9500XL 3.3V 5.0 ns t PD.

® Introducing the Xilinx Spartan Series High Performance, Low Cost FPGAs with on-chip SelectRAM Memory.

J. Christiansen, CERN - EP/MIC

FPGA-Based System Design: Chapter 3 Copyright  2004 Prentice Hall PTR FPGA Fabric n Elements of an FPGA fabric –Logic element –Placement –Wiring –I/O.

FPGA-Based System Design: Chapter 3 Copyright  2004 Prentice Hall PTR Topics n FPGA fabric architecture concepts.

® Additional Spartan-XL Features. ® Family Highlights  Spartan (5.0 Volt) family introduced in Jan. 98 —Fabricated on advanced 0.5µ process.

Sept. 2005EE37E Adv. Digital Electronics Lesson 1 CPLDs and FPGAs: Technology and Design Features.

Basic Sequential Components CT101 – Computing Systems Organization.

BR 1/991 Issues in FPGA Technologies Complexity of Logic Element –How many inputs/outputs for the logic element? –Does the basic logic element contain.

“Supporting the Total Product Life Cycle”

XC9500XL. XC9500XL Overview  Optimized for 3.3-V systems 0.35 micron FastFLASH technology 4 Layers of Metal compatible levels with 5.0/2.5V Reprogramming.

ESS | FPGA for Dummies | | Maurizio Donna FPGA for Dummies Basic FPGA architecture.

® Xilinx XC9500 CPLDs. ®  High performance —t PD = 5ns, f SYS = 178MHz  36 to 288 macrocell densities  Lowest price, best value CPLD.

FPGA: Field Programmable Gate Array

EE121 John Wakerly Lecture #15

PLDS Mohammed Anvar P.K AP/ECE Al-Ameen Engineering College.

Delivered by.. Love Jain p08ec907. Design Styles  Full-custom  Cell-based  Gate array  Programmable logic Field programmable gate array (FPGA)

FPGA-Based System Design: Chapter 3 Copyright  2004 Prentice Hall PTR Topics n FPGA fabric architecture concepts.

® XC9500XL CPLDs Technical Presentation. ® XC9500XL Overview  Superset of XC9500 CPLD  Optimized for 3.3V systems —compatible levels.

XC5200 Series A low cost gate array alternative Gate Array

Issues in FPGA Technologies

Sequential Programmable Devices

Sequential Logic Design

Topics SRAM-based FPGA fabrics: Xilinx. Altera..

XC9500XV The Industry’s First 2.5V ISP CPLDs

These chips are operates at 50MHz clock frequency.

History of Embedded Systems

Architectural Features

We will be studying the architecture of XC3000.

Chapter 13 – Programmable Logic Device Architectures

Xilinx FPGA Architecture

The Xilinx Virtex Series FPGA

XC4000E Series Xilinx XC4000 Series Architecture 8/98

XILINX CPLDs The Total ISP Solution

CPLD Product Applications

Xilinx “The Programmable Logic Company”

XC9500XL New 3.3v ISP CPLDs.

XC9500XL New 3.3v ISP CPLDs.

XILINX CPLDs The Total ISP Solution

Xilinx FPGA Architecture Overview

The Xilinx Virtex Series FPGA

XC9500 Architectural Features

TECHNICAL PRESENTATION

Implementing Logic Gates and Circuits

Programmable logic and FPGA

Presentation transcript:

Section II Basic PLD Architecture

Section II Agenda  Basic PLD Architecture —XC9500 and XC4000 Hardware Architectures —Foundation and Alliance Series Software

Section II Basic PLD Architecture XC9500 and XC4000 Hardware Architectures

XC9500 CPLDs  5 volt in-system programmable (ISP) CPLDs  5 ns pin-to-pin  36 to 288 macrocells (6400 gates)  Industry’s best pin- locking architecture  10,000 program/erase cycles  Complete IEEE JTAG capability Function Block 1 JTAG Controller Function Block 2 I/O Function Block 4 3 Global Tri-States 2 or 4 Function Block 3 I/O In-System Programming Controller FastCONNECT Switch Matrix JTAG Port 3 I/O Global Set/Reset Global Clocks I/O Blocks 1

XC Architectural Features  Uniform, all pins fast, PAL-like architecture  FastCONNECT switch matrix provides 100% routing with 100% utilization  Flexible function block —36 inputs with 18 outputs —Expandable to 90 product terms per macrocell —Product term and global three-state enables —Product term and global clocks —Product term and global set/reset signals  3.3V/5V I/O operation  Complete IEEE JTAG interface

XC9500 Function Block To FastCONNECT From FastCONNECT 2 or 4 3 Global Tri-State Global Clocks I/O 36 Product- Term Allocator Macrocell 1 AND Array Macrocell 18 Each function block is like a 36V18 !

XC9500 Product Family 9536 Macrocells Usable Gates t PD (ns) Registers Max I/O Packages VQ44 PC44 PC84 TQ100 PQ100 PC84 TQ100 PQ100 PQ160 PQ100 PQ HQ208 BG352 PQ160 HQ208 BG

XC9500XL 3.3V Key Features  High performance —t PD = 4ns, f SYS = 200MHz  36 to 288 macrocell densities  Lowest price, best value CPLD  Highest programming reliability —10,000 program/erase cycles  Most complete IEEE JTAG support  Space-efficient packaging, including chip scale pkg  Industry’s first 0.35um Flash CPLD XC9500 XC9500XL 125MHz 200MHz

XC9500XL Embraces In- System Changes  Identical FBs, macrocells and I/Os  Maximum Flexibility —54-input function block fan-in —90 p-terms per output —3 global, locally invertible clocks —global set/reset pin —p-term OE per macrocell —clock enable  Advanced, 2nd Generation Pin-Locking

New XC9500XL 3.3V Family XC9536XL Macrocells Usable Gates t PD (ns) f SYSTEM Packages (Max. User I/Os) 44PC (34) 64VQ (36) 48CS (36) 44PC (34) 64VQ(52) 100TQ (72) 48CS (38) XC9572XL TQ (81) 144TQ (117) 144CS (117) XC95144XL TQ (117) 208PQ (168) 352BG (192) XC95288XL CSP BGA

XC4000 Architecture Programmable Interconnect I/O Blocks (IOBs) Configurable Logic Blocks (CLBs)

XC4000E/X Configurable Logic Blocks  2 Four-input function generators (Look Up Tables) - 16x1 RAM or Logic function  2 Registers - Each can be configured as Flip Flop or Latch - Independent clock polarity - Synchronous and asynchronous Set/Reset

Look Up Tables  Capacity is limited by number of inputs, not complexity  Choose to use each function generator as 4 input logic (LUT) or as high speed sync.dual port RAM  Combinatorial Logic is stored in 16x1 SRAM Look Up Tables (LUTs) in a CLB  Example: A B C D Z Look Up Table Combinatorial Logic A B C D Z 4-bit address G Func. Gen. G4 G3 G2 G1 WE 2 (2 ) 4 = 64K !

XC4000X I/O Block Diagram Shaded areas are not included in XC4000E family.

Xilinx FPGA Routing  1) Fast Direct Interconnect - CLB to CLB  2) General Purpose Interconnect - Uses switch matrix CLB Switch Matrix Switch Matrix  3) Long Lines —Segmented across chip —Global clocks, lowest skew —2 Tri-states per CLB for busses  Other routing types in CPLDs

Other FPGA Resources  Tri-state buffers for busses (BUFT’s)  Global clock & high speed buffers (BUFG’s)  Wide Decoders (DECODEx)  Internal Oscillator (OSC4)  Global Reset to all Flip-Flops, Latches (STARTUP)  CLB special resources — Fast Carry logic built into CLBs — Synchronous Dual Port RAM — Boundary Scan

What’s Really In that Chip? CLB (Red) Switch Matrix Long Lines (Purple) Direct Interconnect (Green) Routed Wires (Blue) Programmable Interconnect Points, PIPs (White)

XC4000XL Family * 25-30% of CLBs as RAM * 20-25% of CLBs as RAM 4005XL4010XL4013XL4020XL4028XL Logic Cells ,3681,8622,432 Typ Gate Range* 3 - 9K7-20K10-30K13-40K18-50K (Logic + Select-RAM) Max. RAM bits6K13K18K25K33K (no Logic) I/O Initial PackagesPC84PC84PQ100 PQ160PQ160PQ160PQ160 PQ208PQ208PQ208PQ208HQ208 PQ240PQ240HQ240 BG256BG256BG256BG XL4044XL4052XL4062XL4085XL 40125XV Logic Cells 3,078 3,8004,5985,4727,44810,982 Typ Gate Range* 22-65K 27-80K33-100K40-130K55-180K78-250K (Logic + Select-RAM) Max. RAM bits 42K 51K62K74K100K158K (no Logic) I/O Initial packages HQ208 HQ240 HQ240HQ240HQ240 BG352 BG432BG432BG432BG432 PG411PG411PG411PG475PG559PG559 BG560BG560BG560BG560

CPLD or FPGA?  CPLD  Non-volatile  JTAG Testing  Wide fan-in  Fast counters, state machines  Combinational Logic  Small student projects, lower level courses  Control Logic  FPGA  SRAM reconfiguration  Excellent for computer architecture, DSP, registered designs  ASIC like design flow  Great for first year to graduate work  More common in schools  PROM required for non- volatile operation