05.10.20151/38 Lifetime Management of Flash-Based SSDs Using Recovery-Aware Dynamic Throttling Sungjin Lee, Taejin Kim, Kyungho Kim, and Jihong Kim Seoul.

Slides:



Advertisements
Similar presentations
Flash storage memory and Design Trade offs for SSD performance
Advertisements

Thank you for your introduction.
XtremIO Data Protection (XDP) Explained
1 Design Issues of Flash-based SSD& Hybrid Disks Han-Lin Li Dept. Computer Science and Information Engineering National Taiwan University Advisor: Prof.
1 Stochastic Modeling of Large-Scale Solid-State Storage Systems: Analysis, Design Tradeoffs and Optimization Yongkun Li, Patrick P. C. Lee and John C.S.
Trading Flash Translation Layer For Performance and Lifetime
0 秘 Type of NAND FLASH Discuss the Differences between Flash NAND Technologies: SLC :Single Level Chip MLC: Multi Level Chip TLC: Tri Level Chip Discuss:
SSDs: advantages exhibit higher speed than disks drive down power consumption offer standard interfaces like HDDs do.
International Conference on Supercomputing June 12, 2009
Improving Proxy Cache Performance: Analysis of Three Replacement Policies Dilley, J.; Arlitt, M. A journal paper of IEEE Internet Computing, Volume: 3.
1 Error Correction Coding for Flash Memories Eitan Yaakobi, Jing Ma, Adrian Caulfield, Laura Grupp Steven Swanson, Paul H. Siegel, Jack K. Wolf Flash Memory.
Coding for Flash Memories
Yinglei Wang, Wing-kei Yu, Sarah Q. Xu, Edwin Kan, and G. Edward Suh Cornell University Tuan Tran.
An Intelligent Cache System with Hardware Prefetching for High Performance Jung-Hoon Lee; Seh-woong Jeong; Shin-Dug Kim; Weems, C.C. IEEE Transactions.
Comparing Coordinated Garbage Collection Algorithms for Arrays of Solid-state Drives Junghee Lee, Youngjae Kim, Sarp Oral, Galen M. Shipman, David A. Dillow,
Solid State Drive Feb 15. NAND Flash Memory Main storage component of Solid State Drive (SSD) USB Drive, cell phone, touch pad…
Yu Cai1, Erich F. Haratsch2 , Onur Mutlu1 and Ken Mai1
Introduction Due to the recent advances in smart grid as well as the increasing dissemination of smart meters, the electricity usage of every moment in.
File system support on Multi Level Cell (MLC) flash in open source April 17, 2008 Kyungmin Park Software Laboratories Samsung Electronics.
Program Interference in MLC NAND Flash Memory: Characterization, Modeling, and Mitigation Yu Cai 1 Onur Mutlu 1 Erich F. Haratsch 2 Ken Mai 1 1 Carnegie.
Modularizing B+-trees: Three-Level B+-trees Work Fine Shigero Sasaki* and Takuya Araki NEC Corporation * currently with 1st Nexpire Inc.
Flash memory Yi-Chang Li
Origianal Work Of Hyojun Kim and Seongjun Ahn
Logging in Flash-based Database Systems Lu Zeping
National Institute of Science & Technology Technical Seminar Presentation-2004 Presented By: Arjun Sabat [EE ] Flash Memory By Arjun Sabat Roll.
Speaker: 吳晋賢 (Chin-Hsien Wu) Embedded Computing and Applications Lab Department of Electronic Engineering National Taiwan University of Science and Technology,
2010 IEEE ICECS - Athens, Greece, December1 Using Flash memories as SIMO channels for extending the lifetime of Solid-State Drives Maria Varsamou.
Extracting Robust Keys from NAND Flash Physical Unclonable Functions Shijie Jia, Luning Xia, Zhan Wang, Jingqiang Lin, Guozhu Zhang and Yafei Ji Institute.
Mahesh Sukumar Subramanian Srinivasan. Introduction Embedded system products keep arriving in the market. There is a continuous growing demand for more.
Lecture 16: Storage and I/O EEN 312: Processors: Hardware, Software, and Interfacing Department of Electrical and Computer Engineering Spring 2014, Dr.
Power Management of Flash Memory for Portable Devices ELG 4135, Fall 2006 Faculty of Engineering, University of Ottawa November 1, 2006 Thayalan Selvam.
Solid State Disks Members: Rakesh Dudi Tianhao Sun Timothy Wease.
Design of Flash-Based DBMS: An In-Page Logging Approach Sang-Won Lee and Bongki Moon Presented by Chris Homan.
Embedded System Lab. Jung Young Jin The Design and Implementation of a Log-Structured File System D. Ma, J. Feng, and G. Li. LazyFTL:
Embedded System Lab. Daeyeon Son Neighbor-Cell Assisted Error Correction for MLC NAND Flash Memories Yu Cai 1, Gulay Yalcin 2, Onur Mutlu 1, Erich F. Haratsch.
Wei-Shen, Hsu 2013 IEE5011 –Autumn 2013 Memory Systems Solid State Drive with Flash Memory Wei-Shen, Hsu Department of Electronics Engineering National.
Design of Flash-Based DBMS: An In-Page Logging Approach Sang-Won Lee and Bongki Moon Presented by RuBao Li, Zinan Li.
Extending the Lifetime of NAND Flash Memory by Salvaging Bad Blocks Chundong Wang and Weng-Fai Wong DATE’12.
A Semi-Preemptive Garbage Collector for Solid State Drives
Copyright © 2010 Houman Homayoun Houman Homayoun National Science Foundation Computing Innovation Fellow Department of Computer Science University of California.
Carnegie Mellon University, *Seagate Technology
1 Design Issues of Flash-based SSD& Hybrid Disks Han-Lin Li Dept. Computer Science and Information Engineering National Taiwan University Advisor: Prof.
1 November 11, 2015 The Evolution of Memory Architecture November 11, 2015 Dr. Amit Berman Senior Engineer, Samsung.
Data Retention in MLC NAND FLASH Memory: Characterization, Optimization, and Recovery. 서동화
Review of “Register Binding for FPGAs with Embedded Memory” by Hassan Al Atat and Iyad Ouaiss Lisa Steffen CprE 583.
Carnegie Mellon University, *Seagate Technology
Transactional Flash V. Prabhakaran, T. L. Rodeheffer, L. Zhou (MSR, Silicon Valley), OSDI 2008 Shimin Chen Big Data Reading Group.
Application-Managed Flash
 The emerged flash-memory based solid state drives (SSDs) have rapidly replaced the traditional hard disk drives (HDDs) in many applications.  Characteristics.
Taeho Kgil, Trevor Mudge Advanced Computer Architecture Laboratory The University of Michigan Ann Arbor, USA CASES’06.
Sai – 9 th March’08.  NAND flash becoming more and more ubiquitous with promising features such as:  very low power consumption  compactness  affordability,
Chin-Hsien Wu & Tei-Wei Kuo
Solid State Disk Prof. Moinuddin Qureshi Georgia Tech.
Chapter 5 - Internal Memory 5.1 Semiconductor Main Memory 5.2 Error Correction 5.3 Advanced DRAM Organization.
COS 518: Advanced Computer Systems Lecture 8 Michael Freedman
What you should know about Flash Storage
DuraCache: A Durable SSD cache Using MLC NAND Flash Ren-Shuo Liu, Chia-Lin Yang, Cheng-Hsuan Li, Geng-You Chen IEEE Design Automation Conference.
Aya Fukami, Saugata Ghose, Yixin Luo, Yu Cai, Onur Mutlu
Information Storage and Spintronics 09
Disk scheduling In multiprogramming systems several different processes may want to use the system's resources simultaneously. The disk drive needs some.
reFresh SSDs: Enabling High Endurance, Low Cost Flash in Datacenters
COS 518: Advanced Computer Systems Lecture 8 Michael Freedman
UNIT IV RAID.
Parallel Garbage Collection in Solid State Drives (SSDs)
Reseeding-based Test Set Embedding with Reduced Test Sequences
COS 518: Advanced Computer Systems Lecture 9 Michael Freedman
Information Storage and Spintronics 08
Dong Hyun Kang, Changwoo Min, Young Ik Eom
Design Tradeoffs for SSD Performance
Presentation transcript:

/38 Lifetime Management of Flash-Based SSDs Using Recovery-Aware Dynamic Throttling Sungjin Lee, Taejin Kim, Kyungho Kim, and Jihong Kim Seoul National University, Korea {chamdoo, taejin1999, Samsung Electronics, Korea

/38 Outline Introduction Endurance Characteristics of FlashMemory Recovery-Aware Dynamic Throttling Experimental Results Related Work Conclusions

/38 Introduction NAND flash memory has been widely used in mobile embedded systems likemobile phones,MP3 players, and laptop computers because of its low-power consumption,high mobility, and high performance. the poor write endurance of NAND flash memory is still regarded as a main barrier for a wide adoption of flash-based SSDs in the enterprise market. two key problems on the SSD lifetime need to be addressed properly.

/38 Introduction the endurance of flash device is rapidly decreasing : the charge trapping characteristic of a floating-gate transistor. the semiconductor process is scaled down and with multi-level cell (MLC) technology. the unpredictable lifetime of flash devices: the SSD lifetime is determined by extra data written by garbage collection and wear-leveling as well as by the number of bytes written by applications.

/38 Introduction A basic concept of READY: to throttle write performance by adding throttling delays to write requests, so as to guarantee the required SSD lifetime. With dynamic throttling, the IOPS and bandwidth of SSDs is reduced to a certain extent.

/38 Endurance Characteristics of FlashMemory In NAND flash memory, program/erase (P/E) operations inevitably cause damage to floating-gate transistors,reducing the overall endurance of memory cells.At the device level, memory cells are gradually worn out as charges get trapped in the interface and oxide layers of a floating-gate transistor during P/E cycles. the cell becomes unreliable when the threshold voltage is higher than a certain voltage margin

/38 Endurance Characteristics of FlashMemory

/38 Endurance Characteristics of FlashMemory

/38 Besides the length of the idle time, there are other factors that affect the cell recovery, such as an external temperature and a programmed threshold voltage. Endurance Characteristics of FlashMemory

/38 Endurance Characteristics of FlashMemory

/38 Recovery-Aware Dynamic Throttling

/38 Recovery-Aware Dynamic Throttling explain Cssd = P/E cycles allowed to each block * SSD capacity Tssd = lifetime Wwork =the number of bytes written to the SSD Static throttling guarantees the required lifetime by limiting the maximum bandwidth of the SSD to a certain fixed value, which is denoted by Bstatic. Bstatic = Cssd/Tssd

/38 Recovery-Aware Dynamic Throttling In order to overcome the limitation of the static throttling technique, we propose a recover-aware dynamic throttling technique, READY. By dynamically throttling write requests according to the characteristics of a workload and the remaining SSD lifetime, the proposed READY technique fully utilizes the given endurance of the SSD up to the maximum, while minimizing performance degradation.

/38 Recovery-Aware Dynamic Throttling In designing a dynamic throttling policy, we focus on two aspects of the design requirements of SSDs. to distribute a throttling delay over every write request as evenly as possible. to determine a throttling delay as low as possible so that Wwork is close to C'ssd at the time of Tssd. three main functions as shown next

/38 Recovery-Aware Dynamic Throttling

/38 Recovery-Aware Dynamic Throttling Estimation of Future Write Demands In READY, the entire lifetime, Tssd, of the SSD is divided into epochs. At the beginning of each epoch, the write demand predictor estimates the number of bytes that is to be written during the epoch based on the number of bytes actually written to the SSD during the latest epoch.

/38 Recovery-Aware Dynamic Throttling Estimation of Future Write Demands

/38 Recovery-Aware Dynamic Throttling Calculation of Throttling Delay

/38 Recovery-Aware Dynamic Throttling Calculation of Throttling Delay

/38 Recovery-Aware Dynamic Throttling Enforcement of Epoch Capacity

/38 Recovery-Aware Dynamic Throttling Enforcement of Epoch Capacity

/38 Recovery-Aware Dynamic Throttling algorithms Note that c0 =... = cn−1 = Cr/n as mentioned in Section 3.3. The spare capacity for the 0-th epoch is (c cn−1) · 0.1, and thus the total capacity that can be written during the 0-th epoch is c0 + (c cn−1) · 0.1. Enforcement of Epoch Capacity

/38 Recovery-Aware Dynamic Throttling Epoch Length Selection

/38 Recovery-Aware Dynamic Throttling Epoch Length Selection

/38 Recovery-Aware Dynamic Throttling Epoch Length Selection After choosing the new epoch length, READY recalculates a throttling delay using Eq.(4) if dynamic throttling is necessary. The new epoch length is determined under the assumption that there are no throttling delays. The epoch length, tepoch, is thus increased to tepoch · (wi/ci) to include delays caused by throttling.

/38 Experiments Results Experimental Settings: DiskSim-based SSD simulator The flash memory used for the evaluations was based on 2-bit MLC NAND flash memory, and each block was composed of 64 4 KB pages. The page read time and the page write time were 50 μs and 600 μs, respectively, and the block erasure time was 2 ms. The number of P/E cycles allowed to a block was initially set to 3K, but it was changed depending on the length of the idle time based on our recovery model. The target lifetime of the SSD was set to 5 years.

/38 Experiments Results

/38 Experiments Results A comparison of effective SSD lifetimes for five traces with different SSD configurations.

/38 Experiments Results

/38 Experiments Results

/38 Experiments Results

/38 Experiments Results

/38 Experiments Results

/38 Experiments Results

/38 Related Work Data de-duplication : existing garbage collection and wear-leveling techniques avoiding useless data migration: detects duplicate data blocks that already exist in a storage device and then eliminates redundant writes to SSDs for such blocks. Data compression: repeated bit patterns within a data block, reducingwrites to SSDs.

/38 Related Work Wu et al. presented an endurance enhancement technique that boosts recovery speed by heating a flash chip worn out under high temperature our study considers the endurance improvement of SSDs at the room temperature

/38 Conclusions READY can be improved in several directions. implement READY in a real SSD platform. Our evaluation results showed that the proposed throttling technique guarantees a lifetime warranty, while achieving a relatively small reduction in write response time and little response time variation over the static throttling technique.

/38