Monolithic Pixels R&D at LBNL Devis Contarato Lawrence Berkeley National Laboratory International Linear Collider Workshop, LCWS 2007 DESY Hamburg, May.

Slides:



Advertisements
Similar presentations
1 Research & Development on SOI Pixel Detector H. Niemiec, T. Klatka, M. Koziel, W. Kucewicz, S. Kuta, W. Machowski, M. Sapor, M. Szelezniak AGH – University.
Advertisements

M. Szelezniak1PXL Sensor and RDO review – 06/23/2010 STAR PXL Sensors Overview.
First results from the HEPAPS4 Active Pixel Sensor
Jaap Velthuis, University of Bristol SPiDeR SPiDeR (Silicon Pixel Detector Research) at EUDET Telescope Sensor overview with lab results –TPAC –FORTIS.
Standalone VeloPix Simulation Jianchun Wang 4/30/10.
SOIPD Status e prospective for 2012 The SOImager2 is a monolithic pixel sensor produced by OKI in the 0.20 µm Fully Depleted- Silicon On Insulator (FD-SOI)
Thursday, May 10th, 2007 Calice Collaboration meeting --- A.-M. Magnan --- IC London 1 Progress Report on the MAPS ECAL R&D on behalf of the MAPS group:
Snowmass 2005 SOI detector R&D Massimo Caccia, Antonio Bulgheroni Univ. dell’Insubria / INFN Milano (Italy) M. Jastrzab, M. Koziel, W. Kucewicz, H. Niemiec.
CLIC Collaboration Working Meeting: Work packages November 3, 2011 R&D on Detectors for CLIC Beam Monitoring at LBNL and UCSC/SCIPP Marco Battaglia.
SOIPD 2009 SOIPD KEK-LBNL-Padova collaboration. SOIPD 2009 Silicon On Insulator (SOI) detectors SOI-2 (2008) 0.20um OKI FD-SOI technology 128  172 digital.
SPiDeR  First beam test results of the FORTIS sensor FORTIS 4T MAPS Deep PWell Testbeam results CHERWELL Summary J.J. Velthuis.
TRAPPISTE Tracking Particles for Physics Instrumentation in SOI Technology Prof. Eduardo Cortina, Lawrence Soung Yee Institut de recherche en mathématique.
Tobias Haas DESY 7 November 2006 A Pixel Telescope for Detector R&D for an ILC Introduction: EUDET Introduction: EUDET Pixel Telescope Pixel Telescope.
Hamburg, Marcel Trimpl, Bonn University A DEPFET pixel-based Vertexdetector for TESLA 55. PRC -MeetingHamburg, Mai 2003 M. Trimpl University.
Vertex Summary at LCWS2007 Summary Report on VTX R&D SLAC CERN DESY KEK Hwanbae Park (Kyungpook Nat’l Univ.) - close to IP : reduce extrapolation error.
DEPFET Electronics Ivan Peric, Mannheim University.
2. Super KEKB Meeting, DEPFET Electronics DEPFET Readout and Control Electronics Ivan Peric, Peter Fischer, Christian Kreidl Heidelberg University.
07 October 2004 Hayet KEBBATI -1- Data Flow Reduction and Signal Sparsification in MAPS Hayet KEBBATI (GSI/IReS)
S. Mattiazzo 1,2, M. Battaglia 3,4, D. Bisello 1,2, D. Contarato 4, P. Denes 4, P. Giubilato 1,2,4, D. Pantano 1,2, N. Pozzobon 1,2, M. Tessaro 2, J. Wyss.
VI th INTERNATIONAL MEETING ON FRONT END ELECTRONICS, Perugia, Italy A. Dorokhov, IPHC, Strasbourg, France 1 NMOS-based high gain amplifier for MAPS Andrei.
Leo Greiner TC_Int1 Sensor and Readout Status of the PIXEL Detector.
ILC Vertex Tracker From Instrumentation R&D to Physics Benchmarking A LNBL and UC Berkeley Program in collaboration with Purdue U, INFN Padova and INFN.
Silicon Sensors for Collider Physics from Physics Requirements to Vertex Tracking Detectors Marco Battaglia Lawrence Berkeley National Laboratory, University.
Fully depleted MAPS: Pegasus and MIMOSA 33 Maciej Kachel, Wojciech Duliński PICSEL group, IPHC Strasbourg 1 For low energy X-ray applications.
Specifications & motivation 2  Lowering integration time would significantly reduce background  Lowering power would significantly reduce material budget.
CEA DSM Irfu 20 th october 2008 EuDet Annual Meeting Marie GELIN on behalf of IRFU – Saclay and IPHC - Strasbourg Zero Suppressed Digital Chip sensor for.
Tobias Haas DESY 8 November 2005 A Pixel Telescope for Detector R&D for an ILC Introduction: EUDET Introduction: EUDET First general ideas (with some interludes)
Recent developments on Monolithic Active Pixel Sensors (MAPS) for charged particle tracking. Outline The MAPS sensor (reminder) MIMOSA-22, a fast MAPS-sensor.
8 July 1999A. Peisert, N. Zamiatin1 Silicon Detectors Status Anna Peisert, Cern Nikolai Zamiatin, JINR Plan Design R&D results Specifications Status of.
J. Crooks STFC Rutherford Appleton Laboratory
Monolithic Active Pixel Sensors (MAPS) News from the MIMOSA serie Pierre Lutz (Saclay)
Pixel Sensors for a Linear Collider from Physics Requirements to Beam Test Validation M Battaglia UC Berkeley and LBNL with P Denes, D Bisello, D Contarato,
Technology Overview or Challenges of Future High Energy Particle Detection Tomasz Hemperek
Tracking and Vertexing with a Thin CMOS Pixel BeamTelescope and Thin Ladder Studies M Battaglia JM Bussat, D Contarato, P Giubilato, LE Glesener, LC Greiner,
65 nm CMOS analog front-end for pixel detectors at the HL-LHC
Irfu saclay Development of fast and high precision CMOS pixel sensors for an ILC vertex detector Christine Hu-Guo (IPHC) on behalf of IPHC (Strasbourg)
The development of the readout ASIC for the pair-monitor with SOI technology ~irradiation test~ Yutaro Sato Tohoku Univ. 29 th Mar  Introduction.
Radiation hardness of Monolithic Active Pixel Sensors (MAPS)
On a eRHIC silicon detector: studies/ideas BNL EIC Task Force Meeting May 16 th 2013 Benedetto Di Ruzza.
5-9 June 2006Erika Garutti - CALOR CALICE scintillator HCAL commissioning experience and test beam program Erika Garutti On behalf of the CALICE.
W. Kucewicz a, A. A.Bulgheroni b, M. Caccia b, P. Grabiec c, J. Marczewski c, H.Niemiec a a AGH-Univ. of Science and Technology, Al. Mickiewicza 30,
August DESY-HH VFCAL Report W. Lohmann, DESY Infrastructure for sensor diagnostics FE Electronics Development Sensor test facilities Laser Alignment.
MIMO  3 Preliminary Test Results. MIMOSTAR 2 16/05/2007 MimoStar3 Status Evaluation of MimoStar2 chip  Test in Laboratory.
Scott Mandry, EUDET JRA1 Meeting, DESY 30 th January ISIS1 Testbeam EUDET JRA1 Meeting, DESY 30 th January 2008 Scott Mandry LCFI Collaboration.
SuperKEKB 3nd open meeting July 7-9, 2009 Hans-Günther Moser MPI für Physik Sensor and ASIC R&D Sensor Prototype Production: running, ASICs: Switcher,
Eleuterio SpiritiILC Vertex Workshop, April On pixel sparsification architecture in 130nm STM technology ILC Vertex Workshop April 2008 Villa.
Monolithic Pixel R&D at LBNL M Battaglia UC Berkeley - LBNL Universite' Claude Bernard – IPN Lyon Monolithic Pixel Meeting CERN, November 25, 2008 An R&D.
Tracking at the Fermilab Test Beam Facility Matthew Jones, Lorenzo Uplegger April 29 th Infieri Workshop.
M. Battaglia 1,2,3, D. Bisello 3, D. Contarato 2, P. Denes 2, P. Giubilato 1,3,4, S. Mattiazzo 3, D. Pantano 3, N. Pozzobon 3, S. Zalusky 1,4 1 University.
Upgrade with Silicon Vertex Tracker Rachid Nouicer Brookhaven National Laboratory (BNL) For the PHENIX Collaboration Stripixel VTX Review October 1, 2008.
FastPixN an ASIC for a fast neutron telescope Maciej Kachel, IPHC Strasbourg.
Giulio Pellegrini Actividades 3D G. Pellegrini, C. Fleta, D. Quirion, JP Balbuena, D. Bassignana.
Highlights from the VTX session Marc Winter & Massimo Caccia R&D reports: – DEPFET (M. Trimpl) – CCD (S. Hillert) – UK-CMOS (J.Velthuis) – Continental-CMOS.
CMOS Pixels Sensor Simulation Preliminary Results and Plans M. Battaglia UC Berkeley and LBNL Thanks to A. Raspereza, D. Contarato, F. Gaede, A. Besson,
Hybrid CMOS strip detectors J. Dopke for the ATLAS strip CMOS group UK community meeting on CMOS sensors for particle tracking , Cosenors House,
Low Mass, Radiation Hard Vertex Detectors R. Lipton, Fermilab Future experiments will require pixelated vertex detectors with radiation hardness superior.
Irfu saclay CMOS Pixel Sensor Development: A Fast Readout Architecture with Integrated Zero Suppression Christine HU-GUO on behalf of the IRFU and IPHC.
Pixel Sensors for the Mu3e Detector Dirk Wiedner on behalf of Mu3e February Dirk Wiedner PSI 2/15.
Further improvement of the TC performances Marie GELIN on behalf of IPHC - Strasbourg and IRFU – Saclay Investigation of a new substrate (High Resistivity)
TCT measurements of HV-CMOS test structures irradiated with neutrons I. Mandić 1, G. Kramberger 1, V. Cindro 1, A. Gorišek 1, B. Hiti 1, M. Mikuž 1,2,
1 First large DEPFET pixel modules for the Belle II Pixel Detector Felix Müller Max-Planck-Institut für Physik DPG-Frühjahrstagung der Teilchenphysik,
First Testbeam results
HV-MAPS Designs and Results I
Valerio Re (INFN-Pavia) on behalf of the RD53 collaboratios
Rita De Masi IPHC-Strasbourg on behalf of the IPHC-IRFU collaboration
Lars Reuen, 7th Conference on Position Sensitive Devices, Liverpool
Yasuhiro Sugimoto KEK 17 R&D status of FPCCD VTX Yasuhiro Sugimoto KEK 17
TCAD Simulation and test setup For CMOS Pixel Sensor based on a 0
Status of SOI Pixel Mar. 18, PXD Mtg. Yasuo Arai (KEK)
R&D of CMOS pixel Shandong University
Presentation transcript:

Monolithic Pixels R&D at LBNL Devis Contarato Lawrence Berkeley National Laboratory International Linear Collider Workshop, LCWS 2007 DESY Hamburg, May 30 – June 3, 2007 M. Battaglia, L. Glesener, B. Hooberman (UC Berkeley & LBNL), P. Giubilato (LBNL & INFN Padova), J.-M. Bussat, P. Denes, C. Q. Vu (LBNL)

Outline Devis Contarato Monolithic Pixels R&D at LBNL LCWS 2007 DESY, May 30–June 3, 2007 ● CMOS Monolithic Pixels ➢ Summary of results with first 3T prototype ➢ Prototype with in-pixel CDS ➢ Next submission: prototype with integrated ADC ● SOI Pixels ➢ First prototype ➢ Device simulation ➢ First signals ● Outlook ● Introduction: monolithic pixels R&D at LBNL

Introduction Devis Contarato Monolithic Pixels R&D at LBNL LCWS 2007 DESY, May 30–June 3, 2007 ● LBNL R&D activities on pixel sensors: ➢ Pixel prototype design and characterization ➢ Sensor simulation in ILC software framework (see M. Battaglia's talk in Sim/Reco session) ➢ Readout development ➢ Back-thinning tests ➢ Pixel module engineering ● Synergy with other on-going LBNL activities on CMOS pixels: STAR HFT upgrade, electron microscopy, existing infrastructure from ATLAS pixels ● Availability of test facilities on site: ➢ Advanced Light Source: beam-tests with 1.5 GeV e - ➢ 88-inch Cyclotron: irradiations with MeV p, <30 MeV n ➢ LOASIS plasma accelerator facility, 50 MeV-1 GeV e - → see M. Battaglia's talk in this session

LDRD-1: first CMOS prototype Devis Contarato Monolithic Pixels R&D at LBNL LCWS 2007 DESY, May 30–June 3, GeV e - beam at ALS (10x10  m 2 pixels) = Pixel Sim Laser Scan Pitch (  m) ● First LBNL test structure ● AMS 0.35  m OPTO, 14  m epilayer ● Simple 3T pixels, serial analog output ● 3 matrices with 10x10  m 2, 20x20  m 2 and 40x40  m 2 pixels ● Radiation Hardness 88” Cyclotron: ➢ 30 MeV p up to 1.45x10 12 p/cm 2 ➢ 1-20 Mev n, no change up to 2x10 11 n/cm 2 30 MeV p irradiation ● Resolution study with focused (~10  m) 850 nm laser spot (all values in  m)

LDRD-2: in-pixel CDS Devis Contarato Monolithic Pixels R&D at LBNL LCWS 2007 DESY, May 30–June 3, 2007 diode C ref C pixel - = Pedestal subtracted signal 20  m Reference level Pixel level ● LDRD-2: second prototype chip in AMS 0.35 µm OPTO process, 14  m epilayer ● 20×20 µm 2 pitch with in-pixel CDS: signal and pedestal level stored on pixel capacitors ● 3×3  m 2 and 5×5  m 2 diodes ● Read out in rolling-shutter mode ● Circuitry for charge injection tests: study capacitive coupling between pixels ● Tests underway; study of performance w.r.t. to clock frequency, up to 25 MHz =

LDRD-2: beam-test results Devis Contarato Monolithic Pixels R&D at LBNL LCWS 2007 DESY, May 30–June 3, 2007 ● Higher S/N but larger pixel multiplicity w.r.t. LDRD-1 prototype ● Tracking test at FNAL (100 GeV p) in June/July Cluster Event Display Cluster pulse height for 1.2 GeV e - ● Test performed with 1.2 GeV e - at the Advanced Light Source BTS line ● Preliminary 27 o C: 3  m diode 5  m diode 3  m diode 5  m diode

Charge collection time measurement Devis Contarato Monolithic Pixels R&D at LBNL LCWS 2007 DESY, May 30–June 3, 2007 Laser Pulse Trigger Single Pixel Readout Start Readout Pixel Pedestal Laser Pulse Pixel Signal  t = 150 ns Full Charge Collected LDRD-1 ● First measurement of charge collection time in AMS 0.35  m OPTO process ● Short (~ns) 1060 nm laser pulse collimated on 20x20  m 2 pixel (charge = 1 m.i.p.); pulse delayed w.r.t. trigger in order to match pixel readout ● Charge collection time  t~150 ns ● Measurement reproduced both on LDRD-1 and LDRD-2

LDRD-3: integrated ADCs ● LDRD-3: next prototype in AMS 0.35  m OPTO, to be submitted in June/July ● In-pixel CDS ● At the end of each column: ➢ 5-bit successive approximation, fully-differential 300 MHz ➢ SRAM memory cell Output N X columns N Y rows S R SRAM-FIFO, N X x N Y x 5 bits N X ADCs In-pixel CDS Signal Reference CsigCref Diode pixels in the same row digitized at the same time Reset Store signal Digitization Readout Integration N Y x 20 ns N X x N Y x 20 ns Sample readout 50 MHz Devis Contarato Monolithic Pixels R&D at LBNL LCWS 2007 DESY, May 30–June 3, 2007

LDRD-SOI pixel prototype Devis Contarato Monolithic Pixels R&D at LBNL LCWS 2007 DESY, May 30–June 3, 2007 ● 0.15  m OKI fully depleted SOI, 160x150 pixels, 10x10  m 2 pixels ● 2 analog parts (1.0V and 1.8V, “high” and “low” voltage resp.), 1 digital part; 1x1  m 2 and 5x5  m 2 diodes ● Choice of substrate contact and pixel layout justified by TCAD simulations (see next) ● Submitted in Dec. '06 through KEK; pilot run, not optimized in terms of leakage current; optimized run to follow in Fall '07 ● Chip received May '07: tests underway Analog pixelsDigital pixels

First signals from LDRD-SOI Devis Contarato Monolithic Pixels R&D at LBNL LCWS 2007 DESY, May 30–June 3, x50 analog pixels Reset

TCAD simulations ● Simulation performed with Synopsys TCAD (Taurus Device) ● 2D model of 5 pixel cluster (10 µm pixel pitch) and substrate contact regions ● 350 µm thick substrate, n-type silicon (6×10 12 cm -3 ); 200 nm buried oxide ● Different diode sizes (1×1 µm 2 and 5×5 µm 2 ) Devis Contarato Monolithic Pixels R&D at LBNL LCWS 2007 DESY, May 30–June 3, 2007

Surface potential, choice of pixel guard-ring ● Pixel surface potential for different diode sizes and depletion voltages ● Potential in-between pixels too high, especially for smaller diode size ● Add floating p-guard structure (1 µm wide) to keep potential low and limit back-gate effects on MOS transistors on top of buried oxide 1×1 µm 2 diode, HV=10 V 5×5 µm 2 diode, HV=50 V pixel diode p guard-ring pixel diode p guard-ring Devis Contarato Monolithic Pixels R&D at LBNL LCWS 2007 DESY, May 30–June 3, 2007

Charge collection simulation ● Simulate passage of m.i.p. (80 e-h/µm) and charge collection in 5 pixel cluster ● Study collected signal as a function of depletion voltage and of track position within hit pixel ● Total cluster signal ~constant as a function of position within hit pixel ● Most of the charge is collected in hit pixel, expect larger cluster size for smaller diode pitch Devis Contarato Monolithic Pixels R&D at LBNL LCWS 2007 DESY, May 30–June 3, 2007

Conclusions & Outlook ● Two prototypes of LDRD family produced and tested, exploring various pixel designs and architectures; submission of next prototype with CP readout and 5-bit ADC in Summer ● First prototype in OKI 0.15  m SOI technology just received, tests underway; next prototype submission in Fall '07 with optimized process. Spin-off of SOI technology for beam instrumentation and diagnostics for LOASIS; plans for tests with low momentum electrons and tunable beam energy ● Tracking tests at forthcoming beam-test at FNAL with 100 GeV p in June/July, employing new 4-plane beam telescope with 50 µm thin CMOS pixel sensors (see M. Battaglia's talk) ● Collaborative efforts with other institutions: DEPFET irradiation with MPI Munich, development of new readout system with INFN Padova, FNAL test-beam with Purdue University and INFN Padova Devis Contarato Monolithic Pixels R&D at LBNL LCWS 2007 DESY, May 30–June 3, 2007