Danny Mok Altera HK FAE (dmok@altera.com) Tri-State vs MUX Danny Mok Altera HK FAE (dmok@altera.com) 4/23/2017 P.1.

Slides:



Advertisements
Similar presentations
Copyright © 1997 Altera Corporation download from: P.1 One Hot State Machine vs Binary/Gray Code State Machine Danny Mok Altera.
Advertisements

Lecture 15 Finite State Machine Implementation
Documentation Standards
A Digital Circuit Toolbox
The 8085 Microprocessor Architecture
Microprocessor and Microcontroller
Maintaining Data Integrity in Programmable Logic in Atmospheric Environments through Error Detection Joel Seely Technical Marketing Manager Military &
1-1 Welcome to: CSC225 Introduction to Computer Organization Paul Hatalsky.
Programmable Logic Devices
Logisim.
GamePal  Mark Fedorak  Vera Casteel  Ron Smith  Kris Pucci.
Improved Boundary Scan Design (Based on a paper by Lee Whetsel, Texas Instruments Inc.)
Programmable logic and FPGA
Downloading to Altera Nios Development Kit CSCE 488 Witawas Srisa-an.
ECE 331 – Digital System Design Tristate Buffers, Read-Only Memories and Programmable Logic Devices (Lecture #16) The slides included herein were taken.
©2010 Cengage Learning Engineering. All Rights Reserved.10-0 Introduction to VHDL PowerPoint Presentation © Cengage Learning, Engineering. All Rights.
Multiplexer MUX. 2 Multiplexer Multiplexer (Selector)  2 n data inputs,  n control inputs,  1 output  Used to connect 2 n points to a single point.
طراحی مدارهای منطقی نیمسال دوم دانشگاه آزاد اسلامی واحد پرند.
Digital Circuit Implementation. Wafers and Chips  Integrated circuit (IC) chips are manufactured on silicon wafers  Transistors are placed on the wafers.
Introduction to FPGA Design Illustrating the FPGA design process using Quartus II design software and the Cyclone II FPGA Starter Board. Physics 536 –
Shannon’s Expansion Muxes and Encoders. Tri-State Buffers  A tri-state buffer has one input x, one output f and one control line e Z means high impedance,
Encoder, Tristate Driver
Chapter 4 Programmable Logic Devices: CPLDs with VHDL Design Copyright ©2006 by Pearson Education, Inc. Upper Saddle River, New Jersey All rights.
Global Timing Constraints FPGA Design Workshop. Objectives  Apply timing constraints to a simple synchronous design  Specify global timing constraints.
Copyright © 1997 Altera Corporation 9/12/97 Mix Design Entry within Max+Plus II Danny Mok Altera HK FAE
Copyright © 1997 Altera Corporation 9/12/97 Asynchronous vs Synchronous Circuit Design Danny Mok Altera HK FAE
CPLD (Complex Programmable Logic Device)
Copyright © 1997 Altera Corporation 10/15/2015 How to use LPM within VHDL Entry Danny Mok Altera HK FAE
Copyright © 1997 Altera Corporation 10/21/2015 Third Party EDA Tools Interface with Altera Max+Plus II Danny Mok Altera HK FAE
Chapter 4 Programmable Logic Devices: CPLDs with VHDL Design Copyright ©2006 by Pearson Education, Inc. Upper Saddle River, New Jersey All rights.
Copyright © 1997 Altera Corporation & 提供 What is VHDL Very high speed integrated Hardware Description Language (VHDL) –is.
Copyright © 1997 Altera Corporation 6/5/2016 P.1 AHDL Training Class Danny Mok Altera HK FAE
Lab 2 : Overview Combinational System.
Copyright © 1997 Altera Corporation 11/20/2015 P.1 Beginner VHDL Training Class Danny Mok Altera HK FAE
Copyright © 1997 Altera Corporation 11/21/2015 P.1 Compilation is too Long Danny Mok Altera HK FAE
Copyright © 1997 Altera Corporation 11/26/2015 P.1 Usage of FloorPlanner Danny Mok Altera HK FAE
Copyright © 1997 Altera Corporation & 提供 Beginner VHDL Training Class Danny Mok Altera HK FAE
Smart ATM Machine With Tamper Detection Using MSP430
CEC 220 Digital Circuit Design Timing Diagrams, MUXs, and Buffers Mon, Oct 5 CEC 220 Digital Circuit Design Slide 1 of 20.
CEC 220 Digital Circuit Design Timing Diagrams, MUXs, and Buffers Friday, February 14 CEC 220 Digital Circuit Design Slide 1 of 18.
CEC 220 Digital Circuit Design Timing Diagrams, MUXs, and Buffers
Tri state Buffers. Tri state buffer I/PO/P Strobe.
Other Logic Implementations
COE4OI5 Engineering Design Chapter 1: The 15 minutes design.
Introduction to Microprocessors - chapter3 1 Chapter 3 The 8085 Microprocessor Architecture.
Chapter # 4: Programmable Logic
4.8 “The Quadratic Formula” Steps: 1.Get the equation in the correct form. 2.Identify a, b, & c. 3.Plug numbers into the formula. 4.Solve, then simplify.
PLDS Mohammed Anvar P.K AP/ECE Al-Ameen Engineering College.
Networked Embedded Systems Pengyu Zhang EE107 Spring 2016 Lecture 8 Serial Buses.
Copyright © 2007 by Pearson Education 1 UNIT 6A COMBINATIONAL CIRCUIT DESIGN WITH VHDL by Gregory L. Moss Click hyperlink below to select: Tutorial for.
Recap – Our First Computer WR System Bus 8 ALU Carry output A B S C OUT F 8 8 To registers’ read/write and clock inputs Sequence of control signal combinations.
1 Introduction to Engineering Spring 2007 Lecture 18: Digital Tools 2.
1 Introduction to Engineering Fall 2006 Lecture 17: Digital Tools 1.
 Seattle Pacific University EE Logic System DesignProgrammable-1 Implementing Sums-of-Products Z A B C D E F We find And-Or structures like this.
Chapter- 9 Programmable Logic Devices DHADUK ANKITA ENRL NO Noble Engineering College- Junagadh.
ETE Digital Electronics
Prof. Hsien-Hsin Sean Lee
Sequential Programmable Devices
Electrical Engineering
Introduction to Programmable Logic
FLIPPED CLASSROOM ACTIVITY CONSTRUCTOR – USING EXISTING CONTENT
ECE 2110: Introduction to Digital Systems Chapter 6 Combinational Logic Design Practices Encoders.
These chips are operates at 50MHz clock frequency.
Chapter 13 – Programmable Logic Device Architectures
The architecture of PAL16R8
Programmable Electrically Erasable Logic Devices (PEEL)
ECE434a Advanced Digital Systems L02
Tri-state Buffers and Drivers By Taweesak Reungpeerakul
Programmable logic and FPGA
Presentation transcript:

Danny Mok Altera HK FAE (dmok@altera.com) Tri-State vs MUX Danny Mok Altera HK FAE (dmok@altera.com) 4/23/2017 P.1

Tri-State Buffer There are two application area for the Tri-State Buffer Internal Tri-State Buffer Logic need a Tri-State Buffer within Device External Tri-State Buffer Logic need a Tri-State Buffer at the I/O pin What Altera can provide Altera will implement Internal Tri-State Buffer with MUX All the I/O pad can provide a real Tri-State Buffer But some other PLD vendor can provide Internal Tri-State Buffer Is that any design limitation if use Altera Device ? 4/23/2017 P.2

External Tri-State Buffer This Tri-State Buffer for I/O pad application 4/23/2017 P.3

What Altera Provide for .... All Altera Device will provide real Tri-State Buffer at the I/O pad 4/23/2017 P.4

Compilation Output 4/23/2017 P.5

Internal Tri-State Buffer Internal Tri-State Buffer Logic 4/23/2017 P.6

What Altera Provide.... Altera Max+Plus II will convert Internal Tri-State Buffer to MUX 4/23/2017 P.7

Can Altera support the following Design ?

Let us see ... Use see, Altera can not handle this design, but the other PLD vendor X.... can do it. Altera is not Good !!!!!!!!!! 4/23/2017 P.9

Look at the Circuit 4/23/2017 P.10

What the engineer wants ? X If there is an Internal Tri-State, what does the engineer expect for the Output ? The circuit itself is meaningless 4/23/2017 P.11

What is the application for Even though some PLD vendor can provide you the Internal Tri-State Buffer but what is the applicaton for ? 4/23/2017 P.12

Can Altera support this ? Before consider whether Altera support it or not ? First ask is this a meaningful circuit Yes, this is meaningful circuit Altera support all kind of meaningful circuit 4/23/2017 P.13

Compilation Output No doubt about it, Altera of course this because it is meaningful design 4/23/2017 P.14

Anything Wrong ??? This is my existing design and work perfectly OK, but now I want to use Altera device to implement it. Is that OK !?!?!? 4/23/2017 P.15

Try it .... Altera Problem ? or ??? 4/23/2017 P.16

Correct Approach WHY ? 4/23/2017 P.17

Closer Look Tri to MUX ???? 4/23/2017 P.18

Max+Plus II Compilation Result

Conclusion Altera provide complete solution for Tri-State Buffer Design Internal Tri-State Buffer Altera Max+Plus II will convert Internal Tri-State Buffer to MUX MUX solution provide more advantage then real Tri-State Buffer no signal contention smaller in die size -> low device cost External Tri-State Buffer All Altera Device I/O pad provide a real Tri-State Buffer 4/23/2017 P.20

A lot of Design need a real Tri-State Buffer at I/O almost all the PLD vendor provide this solution, of course ALTERA does Some PLD vendor emphasize support Internal Tri-State Buffer there is no meaningful application for this 4/23/2017 P.21