RTAX-S Qualification and Reliability Data September 7-9, 2005 2005 MAPLD International Conference Minal Sawant Ravi Pragasam Solomon Wolday Ken O’Neill.

Slides:



Advertisements
Similar presentations
NASA RTSX-SU Test Update May 10 th, 2006 Presented by Daniel Elftmann.
Advertisements

©2006 The Aerospace Corporation Activities Associated With Working With Xilinx to Develop A Space Flow for Virtex Family of FPGA’s Larry Harzstark The.
Slides based on Kewal Saluja
VirtexII 3000 FPGA Dynamic Burn-In Test For Military And Aerospace Applications Sponsored By NASA Electronic Parts and Packaging Program (NEPP) Electronic.
RTSX-S and RTSX-SU Reliability Test Vehicles Daniel K. Elftmann Director Product Engineering Richard Katz Head Grunt Office of Logic Design Igor Kleyner.
Centro Astronómico de Yebes Observatorio Astronómico Nacional HIFI CAY 15/04/03SRON (Groningen)1 First Stage Cryogenic IF Amplifier Carmen Diez.
Spartan II Features  Plentiful logic and memory resources –15K to 200K system gates (up to 5,292 logic cells) –Up to 57 Kb block RAM storage  Flexible.
FPGA-Based System Design: Chapter 3 Copyright  2004 Prentice Hall PTR SRAM-based FPGA n SRAM-based LE –Registers in logic elements –LUT-based logic element.
Copyright 2005, Agrawal & BushnellVLSI Test: Lecture 19alt1 Lecture 19alt I DDQ Testing (Alternative for Lectures 21 and 22) n Definition n Faults detected.
Lecture #26 Gate delays, MOS logic
Introduction to Op Amps
Enhanced X-Ray Shielding Device Package Raymond Kuang Randy Sampan September 7 - 9, 2005.
Chip Carrier Package as an Alternative for Known Good Die
Defense and Aerospace Screening Flows Joe Fabula
Submission 1003Baranski1 Reliability Studies on Aeroflex’s RadHard ViaLink TM PROM Brian Baranski, Anthony Jordan, and Craig Hafer Aeroflex Colorado Springs.
SpaceWire Physical Layer Fault Isolation, Barry M Cook (4Links Limited), Wahida Gasti (ESA), Sven Landstroem (ESA) at ISC SpaceWire Physical Layer.
2005 MAPLD, Paper 240 JJ Wang 1 Total Ionizing Dose Effect on Programmable Input Configurations J. J. Wang, R. Chan, G. Kuganesan, N. Charest, B. Cronquist.
Experiences Deploying Xrootd at RAL Chris Brew (RAL)
ESD for the Fabless Semiconductor Company Golden Rules of ESD Due Diligence for Third Party Intellectual Property Golden Rules of ESD Due Diligence for.
1 Delay Estimation Most digital designs have multiple data paths some of which are not critical. The critical path is defined as the path the offers the.
MAPLD 2005 / E134 Rockett A 0.15  M Radiation-Hardened Antifuse Field Programmable Gate Array Technology The RH AX250-S production installation effort.
MAPLD 2009 Presentation Poster Session
FPGAs, Scaling and Reliability
Actel Power Supply Transient Evaluation on RTAX-S/SL and RTSX-SU Devices Solomon Wolday, Roopa Kaltippi, Antony Wilson September 2, 2009.
Curriculum Forms Guidelines and Information Curriculum Proposals for publication in the Calendar, deadline is March 31, 2015.
Ratioed Circuits Ratioed circuits use weak pull-up and stronger pull-down networks. The input capacitance is reduced and hence logical effort. Correct.
New Burn In (BI) Methodology for testing of blank Actel 0.15  m RTAX-S FPGAs September 7 th – 9 th, 2005 Minal Sawant Solomon Wolday Paul Louris Dan Elftmann.
LaRC 158/MAPLD 2004 Robert F. Hodson, NASA LaRC Kevin Somervill, NASA LaRC Mark Jones, NASA LaRC Guy Gibson, Northrop Grumman Actel Compact PCI Signal.
FPGA-Based System Design: Chapter 3 Copyright  2004 Prentice Hall PTR FPGA Fabric n Elements of an FPGA fabric –Logic element –Placement –Wiring –I/O.
FPGA-Based System Design: Chapter 3 Copyright  2004 Prentice Hall PTR Topics n FPGA fabric architecture concepts.
® Additional Spartan-XL Features. ® Family Highlights  Spartan (5.0 Volt) family introduced in Jan. 98 —Fabricated on advanced 0.5µ process.
HiLumi LHC is co-funded by the EU FP7 Capacities Programme, Grant Agreement Svet Stavrev (EU Projects Office, CERN) Administrative Manager 17.
An Unobtrusive Debugging Methodology for Actel AX and RTAX-S FPGAs Jonathan Alexander Applications Consulting Manager Actel Corporation MAPLD 2004.
Modern VLSI Design 4e: Chapter 3 Copyright  2008 Wayne Wolf Topics n Pseudo-nMOS gates. n DCVS logic. n Domino gates. n Design-for-yield. n Gates as IP.
Actel RTAX-S FPGA Reliability Summary Kangsen Huey, HiRel Program Manager Ravi Pragasam, Senior Marketing Manager.
CHAPTER 5 Configuration, Reconfiguration and Security.
ATLAS HSIO DEVELOPMENT BOARD TESTING An Overview and Test Summary of High Speed Input/Output Boards Lawrence Carlson August 10, 2010.
ROBOX with Multi Anode PMT’s Status and plans A.Mestvirishvili, I. Schmidt, S. Sen, F. Ozok University of Iowa.
FPGA-Based System Design: Chapter 1 Copyright  2004 Prentice Hall PTR Moore’s Law n Gordon Moore: co-founder of Intel. n Predicted that number of transistors.
126 / MAPLD2004Lake1 Life Test Effects on the Aeroflex ViaLink™ FPGA Ronald Lake Aeroflex Colorado Springs.
12004 MAPLD/1002Katz Propagation Delay Stability in Logic Devices Richard B. Katz NASA Office of Logic Design 2004 MAPLD International Conference September.
RBSP Radiation Belt Storm Probes RBSP Radiation Belt Storm Probes RBSP-EFW SMA I-CDR RBSP EFW SMA Safety and Mission Assurance Instrument -
19-Feb-16 “"Dana Confidential Information - Those having access to this work may not copy it, use it or disclose the information contained within this.
PIONEERING WITH PASSION ©Tesat-Spacecom GmbH & Co.KG PIONEERING WITH PASSION PROPRIETARY INFORMATION ©Tesat-Spacecom GmbH & Co.KG reserves all rights.
Actel A54SX-A and RTSX-SU Reliability Testing Update Antony Wilson, Minal Sawant, and Dan Elftmann.
FPGA-Based System Design: Chapter 3 Copyright  2004 Prentice Hall PTR Topics n FPGA fabric architecture concepts.
© Date: 10/07 vinvin Product Presentation High-Speed, Microcontroller-adaptable, PWM Controller MCP1631 October 2007.
“With 1 MB RAM, we had a memory capacity which will NEVER be fully utilized” - Bill Gates.
COTS PEMs Procurement & Acquisition Concerns and Issues Dr. Henning W. Leidecker GSFC/Code Nov 2002.
1 MAPLD2005/1004 sakaide Evaluation of Actel FPGA Products by JAXA Yasuo SAKAIDE 1, Norio NEMOTO 2 Kimiharu Kariu 1, Masahiko Midorikawa 1, Yoshiya Iide.
Enhancement Presentation Carlos Abellan Barcelona September, 9th 2009.
ESD Test Methodology Vdd Vss +V / - V I/O.
An Unobtrusive Debugging Methodology for Actel AX and RTAX-S FPGAs
Topics SRAM-based FPGA fabrics: Xilinx. Altera..
Ian Kearney, Hank Sung, William Wolfe
Peer Review Agenda (Suggested).
Manufacturing Screens for Assuring FPGA Operating Reliability
The Xilinx Virtex Series FPGA
Reliability Analysis of the Aeroflex ViaLink™ FPGA
Introduction to I/O PAD
EE115C – Winter 2009 Digital Electronic Circuits
Single-Phase Qualification of Microcircuits in ESCC 9000
The Xilinx Virtex Series FPGA
Life Test Effects on the Aeroflex ViaLink™ FPGA
EE216A – Fall 2010 Design of VLSI Circuits and Systems
A 200MHz <insert E #>pJ 6-bit Absolute-Value Detector
ASIC to FPGA Conversion
ATMX150RHA Circuit Design Platform
Presentation transcript:

RTAX-S Qualification and Reliability Data September 7-9, MAPLD International Conference Minal Sawant Ravi Pragasam Solomon Wolday Ken O’Neill

Sawant, Wolday, Pragasam, O’NeillRTAX-S Qualification and Reliability Data MAPLD # Outline  Design Overview  MIL-STD-883B  Enhanced Antifuse Qualification (EAQ)  Sample Size and Test Sequence  Results  MIL-STD-883B  Enhanced Antifuse Qualification (EAQ)  Enhanced Lot Acceptance (ELA)  Plan  Results Terminology: EAQ = ELA (both processes use the same design) Group C = High Temperature Operating Life (HTOL) = Dynamic Programmed Burn In (DPBI)

Sawant, Wolday, Pragasam, O’NeillRTAX-S Qualification and Reliability Data MAPLD # Design Overview  MIL-STD-883B  Uses the QBI (Qualification Burn In) design  Goal: Device Feature  Maximum Utilization of logic cells  Test all IO standards  Test all macro offering (Carry chain, buffys etc)  Test RAM feature  Test for propagation delay Note: QBI = QCMON  EAQ  Uses the EAQ design  Goal: Antifuse Reliability  Tests all possible antifuse type  Based on NASA style design  Test for delay perceptibility

Sawant, Wolday, Pragasam, O’NeillRTAX-S Qualification and Reliability Data MAPLD # Top Level  QBI Design  EAQ Design

Sawant, Wolday, Pragasam, O’NeillRTAX-S Qualification and Reliability Data MAPLD # Delay Paths  QBI includes one small delay chain  EAQ includes 8 delay chains 22 Stages: ~ 36 ns

Sawant, Wolday, Pragasam, O’NeillRTAX-S Qualification and Reliability Data MAPLD # Design Summary  QBI  I/O’s are configured with all the different combinations of I/O standards, slew and pull-up resistor (I/O standards LVTTL, PCI, and PCIX, LVPECL, and Vref are used)  EAQ (RTAX1000S-CG624)

Sawant, Wolday, Pragasam, O’NeillRTAX-S Qualification and Reliability Data MAPLD # Antifuse Utilization

Sawant, Wolday, Pragasam, O’NeillRTAX-S Qualification and Reliability Data MAPLD # Sample Size  QBI :  129 equivalent RTAX2000S-CQ352B devices used at 125°C  Additional 78 devices of RTAX1000S-CQ352B used for LTOL (Low Temperature Operating Life) experiment at -55°C  EAQ :  300 devices of RTAX1000S-CG624 used

Sawant, Wolday, Pragasam, O’NeillRTAX-S Qualification and Reliability Data MAPLD # Test Sequence  QBI : HTOL  QBI : LTOL  EAQ : AXS1  EAQ : ASX2

Sawant, Wolday, Pragasam, O’NeillRTAX-S Qualification and Reliability Data MAPLD # QBI Summary  QBI  For RTAX2000S (87 units) = spares  For RTAX1000S (98 units) = spares  7 failures were observed during the HTOL and LTOL tests

Sawant, Wolday, Pragasam, O’NeillRTAX-S Qualification and Reliability Data MAPLD # QBI FA Investigation & Conclusions  All the 7 failures* observed from the (QBI) devices indicated identical failure signature due to equipment induced ESD  Physical Failure analysis indicated damage to the ESD circuit  Duplication of failure mode with MM testing indicated identical failure signature  ESD zap is due to the charge buildup on the CQ352 socket lid  This charge does not exist on the CG624 package  Thus no failures observed in the EAQ experiment  No additional failures due to ESD have been observed since the use of ESD friendly and staticide treated socket lids  De-processing of a second failed device showed the same failure signature  RTAXS Passed ESD at 2000 V HBM  RTAXS Passed ESD at 250 V MM *Failure analysis report available upon request

Sawant, Wolday, Pragasam, O’NeillRTAX-S Qualification and Reliability Data MAPLD # EAQ Summary  EAQ  9 failures were observed during the HTOL and LTOL tests  8 Failures had identical failure signature  1* (HTOL after 1000 hrs) unit has a different failure signature  Failure Analysis under progress  Antifuse has been eliminated as a potential cause  No Antifuse failures observed  EAQ experiment will be continued for an extra 1000 hours of HTOL on a sample size of 120 units from above lot  Results expected by Mid October 2005

Sawant, Wolday, Pragasam, O’NeillRTAX-S Qualification and Reliability Data MAPLD # EAQ FA Investigation Conclusions  Analysis and testing showed that all 8 failures* were on the same output pin “AE16”  All 8 devices came from burn-in board locations D1 and D2  Failure analysis indicated that the damage was on the output buffer pull-down transistor  Damage was due to contention problem on the burn-in boards  The -1V on the output, with over 300 mA current, exceeded the absolute worst case condition for extended periods  No additional failures have been observed since the contention was eliminated  AXS1 completed 250 hrs of LTOL and AXS2 completed 1000 hrs of HTOL with no failures  De-processing of a second failed device showed the same failure signature * Failure analysis report available upon request

Sawant, Wolday, Pragasam, O’NeillRTAX-S Qualification and Reliability Data MAPLD # ELAPlan  Uses the same high perceptive design as EAQ  ELA is the EAQ design used in the production flow of RTAX-S devices  A sample of units will be tested per each wafer lot before shipment  This will qualify the lot for shipment  Units will be programmed to the ELA design  Units will be sent for 168 hours of Burn in at 125°C  100% yield is required to qualify lot for shipment

Sawant, Wolday, Pragasam, O’NeillRTAX-S Qualification and Reliability Data MAPLD # ELAResults  Results to date – No Antifuse failures  Shipping RTAX-S to Space Flight Applications today

Sawant, Wolday, Pragasam, O’NeillRTAX-S Qualification and Reliability Data MAPLD # DSCC SMD Application Status  SMD#  Pre-assigned SMD# for RTAX-S are  for RTAX250S  for RTAX1000S  for RTAX2000S  SMD Application  SMDs in draft  Derived from Actel datasheet  Qualification Package in preparation  Qual results, FA reports, with TRB approval minutes  Qual lots attribute sheets, copies of assembly/test/burn-in travelers  Silicon technology summary  with XSEM showing planarized process  Support documents  Submission to DSCC being planned for the end of October 2005  Certification expected by the end of 2005

Sawant, Wolday, Pragasam, O’NeillRTAX-S Qualification and Reliability Data MAPLD # Conclusion  NO ANTIFUSE FAILURES  More than 650,000 hours of test data available now  MIL-STD-883B Qualification completed successfully  EAQ experiment completed successfully  150 units with 1000 hours of HTOL and 250 hours of LTOL  150 units with 250 hours of LTOL and 1000 hours of HTOL  Shipping RTAX-S to Space Flight Applications today  Both “B” & “E” flows shipping