Data is sent to PC. Development of Front-End Electronics for time projection chamber (TPC) Introduction Our purpose is development of front-end electronics.

Slides:



Advertisements
Similar presentations
IPAS SPring-8 FADC Project 章文箴 蘇大順 04/26/2002. Super Photon Ring 8 GeV (SPring-8) Harima Science Garden City.
Advertisements

University Of Vaasa Telecommunications Engineering Automation Seminar Signal Generator By Tibebu Sime 13 th December 2011.
The Illinois Society of Electroneurodiagnostic Technologists (ISET) Fall Meeting: Electronics Crash Course for Technologists Saturday, November 9, 2013.
Using an FPGA to Control the Protection of National Security and Sailor Lives at Sea Brenda G. Martinez, Undergraduate Student K.L. Butler-Purry, Ph.D.,
Motor Control Lab Using Altera Nano FPGA
Design and Implementation a 8 bits Pipeline Analog to Digital Converter in The Technology 0.6 μm CMOS Process Eri Prasetyo.
Ultrafast 16-channel ADC for NICA-MPD Forward Detectors A.V. Shchipunov Join Institute for Nuclear Research Dubna, Russia
CHL -2 Level 1 Trigger System Fully Pipelined Custom ElectronicsDigitization Drift Chamber Pre-amp The GlueX experiment will utilize fully pipelined front.
Front-end electronics for Time Projection Chamber I.Konorov Outlook:  TPC requirements  TPC readout options  Options for TPC FE chips  Prototype TPC.
D EVELOPMENT & T ESTING : ADC BOARD FOR THE P ROMETEO T EST - BENCH MATTHEW SPOOR University of the Witwatersrand HEPP 2015.
Chapter 4: The Building Blocks: Binary Numbers, Boolean Logic, and Gates Invitation to Computer Science, Java Version, Third Edition.
D. Peterson, “The Cornell/Purdue TPC”, LCWS05, Stanford, 21-March The Cornell/Purdue TPC Information available at the web site:
MICE Tracker Front End Progress Tracker Data Readout Basics Progress in Increasing Fraction of Muons Tracker Can Record Determination of Recordable Muons.
D. Peterson, “Status of the Cornell/Purdue Program” TPC R&D Mini Workshop, Orsay 12-January Status of the Cornell/Purdue Program: first events with.
1 Project supervised by: Dr Michael Gandelsman Project performed by: Roman Paleria, Avi Yona 12/5/2003 Multi-channel Data Acquisition System Mid-Term Presentation.
Fall Senior Project Presentation Rev :22.00 By: Salem, Ray M. Date: December Title: Micro Mouse Control Systems Topics: Robotics, System.
Large Area, High Speed Photo-detectors Readout Jean-Francois Genat + On behalf and with the help of Herve Grabas +, Samuel Meehan +, Eric Oberla +, Fukun.
Development of novel R/O electronics for LAr detectors Max Hess Controller ADC Data Reduction Ethernet 10/100Mbit Host Detector typical block.
Final Presentation Momentum Measurement Card Project supervised by: Mony Orbach Project performed by: Hadas Preminger, Uri Niv.
Various Topics Related to FEB Liang Han, Ge Jin University of Science and Technology of China Dec.21,2013.
U niversity of S cience and T echnology of C hina Design for Distributed Scheme of WCDA Readout Electronics CAO Zhe University of Science and Technology.
Digital Fundamentals Floyd Chapter 1 Tenth Edition
TOF Electronics Qi An Fast Electronics Lab, USTC Sept. 16~17, 2002.
Preliminary Design of Calorimeter Electronics Shudi Gu June 2002.
ISUAL Spectrophotometer Electronics C. Ingraham. 2NCKU UCB Tohoku CDR 9 July, 2001 Spectrophotometer Electronics C. Ingraham SP Electronics Functions.
Prototype Test of SPring-8 FADC Module Da-Shung Su Wen-Chen Chang 02/07/2002.
MiniBoone Detector: Digitization at Feed Through Student: John Odeghe ; SC State, Fermi Lab Intern Supervisor: JinYuan Wu; Fermi Lab 1.
© 2009 Pearson Education, Upper Saddle River, NJ All Rights ReservedFloyd, Digital Fundamentals, 10 th ed Digital Fundamentals with PLD Programming.
Leo Greiner IPHC meeting HFT PIXEL DAQ Prototype Testing.
M. Lo Vetere 1,2, S. Minutoli 1, E. Robutti 1 1 I.N.F.N Genova, via Dodecaneso, GENOVA (Italy); 2 University of GENOVA (Italy) The TOTEM T1.
S.Vereschagin, Yu.Zanevsky, F.Levchanovskiy S.Chernenko, G.Cheremukhina, S.Zaporozhets, A.Averyanov R&D FOR TPC MPD/NICA READOUT ELECTRONICS Varna, 2013.
A Front End and Readout System for PET Overview: –Requirements –Block Diagram –Details William W. Moses Lawrence Berkeley National Laboratory Department.
Update on the HBD Craig Woody BNL DC Meeting June 8, 2005.
HBD FEM Overall block diagram Individual building blocks Outlook ¼ detector build.
Study of Charged Hadrons Spectra with the Time Expansion Chamber of the PHENIX Experiment at the Relativistic Heavy Ion Collider Dmitri Kotchetkov University.
Features of the new Alibava firmware: 1. Universal for laboratory use (readout of stand-alone detector via USB interface) and for the telescope readout.
HBD FEE test result summary + production schedule 16mv test pulse result –5X attenuator + 20:1 resistor divider at input (to reduce the noise on the test.
June 22, 2009 P. Colas - Analysis meeting 1 D. Attié, P. Colas, M. Dixit, Yun-Ha Shin (Carleton and Saclay) Analysis of Micromegas Large Prototype data.
Valerio Re, Massimo Manghisoni Università di Bergamo and INFN, Pavia, Italy Jim Hoff, Abderrezak Mekkaoui, Raymond Yarema Fermi National Accelerator Laboratory.
Floyd, Digital Fundamentals, 10 th ed Digital Fundamentals Tenth Edition Floyd © 2008 Pearson Education Chapter 1.
7/28/2003DC/EC Review Aerogel Read out Electronics K. Ozawa, N. Kurihara, M. Inaba, H. Masui T. Sakaguchi, T. Matsumoto.
3D Event reconstruction in ArgoNeuT Maddalena Antonello and Ornella Palamara 11 gennaio 20161M.Antonello - INFN, LNGS.
Proposal for LST-based IFR barrel upgrade Roberto Calabrese Ferrara University Workshop on IFR replacement, SLAC, 11/14/2002.
HBD/TPC Electronics Status Works done to for a)Prototype detector readout b)Understand packing density and heat loading issues c)Address the overall system.
1 MICE Tracker Readout Update Introduction/Overview TriP-t hardware tests AFE IIt firmware development VLSB firmware development Hardware progress Summary.
TPC electronics Status, Plans, Needs Marcus Larwill April
D. Attié, P. Baron, D. Calvet, P. Colas, C. Coquelet, E. Delagnes, R. Joannes, A. Le Coguie, S. Lhenoret, I. Mandjavidze, M. Riallot, E. Zonca TPC Electronics:
HBD/TPC Electronics Status Works done to for a)Prototype detector readout b)Understand packing density and heat loading issues c)Address the overall system.
Proportional chambers with cathode readout in high particle flux environment Michał Dziewiecki.
1 19 th January 2009 M. Mager - L. Musa Charge Readout Chip Development & System Level Considerations.
Task 2: Define digital and analogue signals
SVD FADC Status Markus Friedl (HEPHY Vienna) Wetzlar SVD-PXD Meeting, 5 February 2013.
CEng3361 CENG 336 INT. TO EMBEDDED SYSTEMS DEVELOPMENT Spring 2011 Recitation 06.
Introduction to FPGAs Getting Started with Xilinx.
MADEIRA Valencia report V. Stankova, C. Lacasta, V. Linhart Ljubljana meeting February 2009.
EKT124 Digital Electronics 1 Introduction to Digital Electronics
Invitation to Computer Science, C++ Version, Fourth Edition
DCH FEE STATUS Level 1 Triggered Data Flow FEE Implementation &
Figure 1.1 A silicon wafer. Figure 1.1 A silicon wafer.
Figure 1.1. A silicon wafer..
Jinfan Chang Experimental Physics Center , IHEP Feb 18 , 2011
A General Purpose Charge Readout Chip for TPC Applications
Iwaki System Readout Board User’s Guide
DCH FEE 28 chs DCH prototype FEE &
Invitation to Computer Science, Java Version, Third Edition
A Low Power Readout ASIC for Time Projection Chambers in 65nm CMOS
Analog-to-Digital Converters
♪ Embedded System Design: Synthesizing Music Using Programmable Logic
for BESIII MDC electronics Huayi Sheng
Presentation transcript:

Data is sent to PC. Development of Front-End Electronics for time projection chamber (TPC) Introduction Our purpose is development of front-end electronics for TPC. Printed circuit board (PCB), Control data-taking program and Analysis / visualization program are made. We present our development as follows. TPC is a 3-D tracking gas detector to determine the position of charged particle. When a charged particle ionizes the gas,electrons are made. The electrons drift to wire chamber along electric filed and avalanche is formed near anode wire. It makes a signal on each pad. From the channel of the pad and the timing of the signal, We reconstruct 3-D trajectory of the charged particle. What is TPC? Conclusion Analytical Program Control Program Production of PCB We designed PCB with following specs: 8 analog input channels (8 ADC’s, 8 Preamplifiers) 1 Field programmable gate array (FPGA) 100 MHz clock generator 32-bit output port 16-bit input port 12-bit I/O port Board size (18.3cm x 22.5 cm) Board material (FR4) 2 layers A/D Conversion A/D Conversion Program language is Visual Basic.net. We develop this program to readout data from the circuit, plot trajectory in 3D image, reconstruction of wave form, and assign color according to amplitude, etc. They are shown below. Main screen Data read Extract signal intensity, sampling number data Plot and Display extract #N Pad data Geometric transformation N=Pad number N=72 N+=1 M=sampling number M=1024 M+=1 Y Y N N FADC converts the analog signal from TPC to the digital data (10- bit). The data of ten bits sent from FADC is digital signals. Analog signal from TPC Convert to Digital signal AD conversion data AD conversion data divides into 1024 pieces When the start signal comes, FPGA begins to take data till 1024.When data are transferred to PC, ADC address and data address are added. taking data. Since clock frequency is 100 MHz,data are taken each 10 nano seconds. Channel Map shows signal tension by color Wave form shows a change of signal of one input channel Flight Tracker shows particle trajectory. 2 left screen is plot 2-D. Right screen is plot 3-D. Below figures are method of projection. A red line is a common lone in two figures. 9/21/2005 in HAW05 Inst. of Physics. Univ. of Tsukuba Asuka Saito. Shigeru Kiuchi. Yasuo Miake. Tatsuya Chujo. Shinichi Esumi. Sumio Kato. Takanori Aoki. Kentaro Miki. Yoshihiko Nagata. Tsukuba College of Technology Motoi INABAn←1 n←n+1 n>1024 Yes No Parity bit added end The data that came from TPC is preserved in address(n). is preserved in address(n). Initialization Waiting for start-trigger start θ Φ Y Y Z X X Z Define two coordinates for a trajectory: one is detector coordinate. another is observer coordinates. Transform the trajectory from one to the other coordinate. Project the trajectory in the observer coordinate. Detector coordinates Observer coordinates Data flow from reading data to display Block Diagram TPC FADC x 8 PC PreAMP x 8 Trigger Counter FPGA When Trigger counter sends start signal to FPGA on FEM (front-end module), FPGA starts to collect data from ADC and stocks them inside the memory. FPGA sends request signal to PC, after data taking of 1024 data. If PC accepts the request signal, data transfer from FPGA to PC starts. ADC address ( input channel number ) and data address ( signal number ) are added. The parity bit is added in order to judge whether data are correct or not. 3-state buffer Front-end module # 1 Front-end module # 2 Front-end module # 9 Y X Z Particle orbit Anode Wire Cathode pad Electric Field Drift of Electron Image of TPC Simulation of Verilog HDL for Data taking ADC divides from 0v to 1v into 1024 pieces. If ADC is sent over 1v,ADC send error signal to FPGA. PC is sent 25-bit per 1 channel. The data of binary notation is converted into the data of decimal notation in PC. The data is recorded in PC as data of 10 digits. Based on the read-out test with proto-type, we have determined the design and parameters of the front-end circuit board. Production of remaining circuit boards has started. A control and an analysis program as well as 3D visualization programs have been prepared and tested with proto-type circuit. The final verification of the program will be done, when the production is finished. Once all 72 signal channels of TPC are operated, the detector performance (position resolution and efficiency) will be evaluated. Input run number