Meng Guo, Donald Pfettscher, Kimberly Pollard, Richard Peters, Travis Acra Dynaloy LLC, a subsidiary of Eastman Chemical Company Thierry Lazerand, Kenneth.

Slides:



Advertisements
Similar presentations
Geometrically Optimized mPAD Device for Cell Adhesion Professor Horacio Espinosa – ME 381 Final Project Richard Besen Albert Leung Feng Yu Yan Zhao Fall.
Advertisements

Advanced Manufacturing Choices
Photo Chemical Etching Presentation.  Since 1977, Lancaster Metals Science Corporation has met industries' need for precision metal parts and components.
Tutorial 3 Derek Wright Wednesday, February 2 nd, 2005.
ECE/ChE 4752: Microelectronics Processing Laboratory
TimePix / InGrid Problems and solutions Yevgen Bilevych Amsterdam
CHAPTER 9: PHOTOLITHOGRAPHY.
INTEGRATED CIRCUITS Dr. Esam Yosry Lec. #6.
C. Hibert, EPFL-CMICMI-Comlab revue, june 4th, 2002 Dry etching in MEMS fabrication by Cyrille Hibert in charge of etching activities in CMI clean room.
Etching Film deposition Photoresist coating Lithography Development Film etching Together with calibration sample Optical inspection Measure photoresist.
Pattern transfer by etching or lift-off processes
For the exclusive use of adopters of the book Introduction to Microelectronic Fabrication, Second Edition by Richard C. Jaeger. ISBN © 2002.
Process integration
Sample Devices for NAIL Thermal Imaging and Nanowire Projects Design and Fabrication Mead Mišić Selim Ünlü.
The Deposition Process
MEMs Fabrication Alek Mintz 22 April 2015 Abstract
Chip Carrier Package as an Alternative for Known Good Die
Status and outlook of the Medipix3 TSV project
Top Down Method Etch Processes
INTEGRATED CIRCUITS Dr. Esam Yosry Lec. #7. Etching  Introduction  Etching  Wet Etching  Dry Etching  Plasma Etching  Wet vs. Dry Etching  Physical.
Plasma Etch and the MATEC Plasma Etcher Simulation
Lecture 4 Photolithography.
McGill Nanotools Microfabrication Processes
Application of through-silicon-via (TSV) technology to making of high-resolution CMOS image sensors Name: Qian YU Student ID:
Fabrication of Active Matrix (STEM) Detectors
The STATE of the art - XPS Dr Chris Blomfield Dr Adam Roberts, Dr Simon Hutton Kratos Analytical Ltd A Shimadzu Group Company.
1 Moore’s Law – the Z dimension Sergey Savastiouk, Ph.D. April 12, 2001.
Chris A. Mack, Fundamental Principles of Optical Lithography, (c) Figure 1.1 Diagram of a simple subtractive patterning process.
Comparison of various TSV technology
Everything You Wanted to Know But Were Afraid to Ask
1 K. Overhage, Q. Tao, G. M. Jursich, C. G. Takoudis Advanced Materials Research Laboratory University of Illinois at Chicago.
II-Lithography Fall 2013 Prof. Marc Madou MSTB 120
Fabrication and characterization of Au-Ag alloy thin films resistance random access memory C. C. Kuo 1 and J. C. Huang 1,* 1 Department of Materials and.
Introduction to Prototyping Using PolyMUMPs
Top Down Manufacturing
Top Down Method Etch Processes
1 3 MEMS FABRICATION Ken Gilleo PhD ET-Trends LLC 24%
Spencer/Ghausi, Introduction to Electronic Circuit Design, 1e, ©2003, Pearson Education, Inc. Chapter 3, slide 1 Introduction to Electronic Circuit Design.
Center for Materials for Information Technology an NSF Materials Science and Engineering Center Substrate Preparation Techniques Lecture 7 G.J. Mankey.
ISAT 436 Micro-/Nanofabrication and Applications Photolithography David J. Lawrence Spring 2004.
SUMMARYSUMMARY  Ion bombardment control,  Thermal management,  No Defects (pits or pillars) formation,  Profile control  Plasma repeatability  Plasma.
LITHOGRAPHY IN THE TOP-DOWN PROCESS - BASICS
 Refers to techniques for fabrication of 3D structures on the micrometer scale  Most methods use silicon as substrate material  Some of process involved.
Process integration Wafer selection active role for the wafer ? passive role ? –thermal conductivity –optical transparency –flat,
PACKAGE FABRICATION TECHNOLOGY Submitted By: Prashant singh.
(Chapters 29 & 30; good to refresh 20 & 21, too)
Micro Electro Mechanical Systems (MEMS) Device Fabrication
An Ultra-Dilute to Near-Zero Ammonia Process for Particle Removal NanoGreen Technology. All rights reserved.. INTRODUCTION TO Nano Green Technology,
Wisconsin Center for Applied Microelectronics
New Mask and vendor for 3D detectors
Process integration 1: cleaning, sheet resistance and resistors, thermal budget, front end
Photolithography PEOPLE Program.
Date of download: 10/15/2017 Copyright © ASME. All rights reserved.
Etching Processes for Microsystems Fabrication
Effective substrate cleaning before deposition
Fabrication of Photonic Crystals devices Hamidreza khashei
BY SURAJ MENON S7,EEE,61.
Etch Dry and Wet Etches.
Corial 200R 11/17/2018 Simplicity, performance, and upgradability in a system designed for R&D environments RIE capabilities over a variety of materials.
Si DRIE APPLICATION In Corial 210IL.
Processing for optical communication devices
Etch Dry Etch.
MEMS TECHNOLOGY.
DRIE APPLICATIONS In Corial 210IL.
Simple-to-use, manually-loaded batch RIE system
Easy-to-use Reactive Ion Etching equipment
SiC processing In Corial 200 series.
Simple-to-use, manually-loaded batch RIE system
(2) Incorporation of IC Technology Example 18: Integration of Air-Gap-Capacitor Pressure Sensor and Digital readout (I) Structure It consists of a top.
SILICON MICROMACHINING
Presentation transcript:

Meng Guo, Donald Pfettscher, Kimberly Pollard, Richard Peters, Travis Acra Dynaloy LLC, a subsidiary of Eastman Chemical Company Thierry Lazerand, Kenneth D. Mackenzie, Marco Notarianni Plasma-Therm LLC

 Also known as “Bosch Process”  Provides a highly anisotropic etch in wafer substrates  Can create features that are hundreds of micrometers thick and have aspect ratios of ~20:1  Industry Uses ◦ Power Devices, Capacitors, Cantilevers, through-silicon vias for 2.5D and 3D advanced packaging, and plasma dicing to singulate chips 1 1 “Wafer Dicing using Dry Etching on Standard Tapes and Frames,” Proceedings from IMAPS, San Diego CA, October 13-16, 2014.

 Uses Bosch Process to singulate chips from semiconductor wafers ◦ Wafers are adhered to a dicing frame with dicing tape for handling post process  Damage free process with high throughput  Decreases the requirement for street sizes ◦ More silicon area for additional devices

 Bosch process uses two Plasma source gases ◦ SF 6 for Etching Step ◦ C 4 F 8 for Passivation Step  The passivation step creates a fluorinated polymer liner on trench sidewall  The etching step leaves the liner material behind as a residue. Silicon Photoresist SF 6 Plasma Silicon C 4 F 8 Plasma Silicon SF 6 Plasma

 Post-Bosch process cleaning is needed to remove: ◦ Highly fluorinated polymeric residue from etching through passivation layer located primarily on the sidewalls  Residue is inert, hydrophobic, difficult to remove, and harder to dissolve  Fluorine contamination can cause upstream integration issues 1 ◦ Photoresist used as mask during Bosch process  Two common cleaning processes ◦ O 2 plasma treatment ◦ Wet chemical stripping – focus of this presentation 1 Surface and Interface Analysis, “Fluorine-induced Corrosion of Aluminium Microchip Bond Pads: an XPS and AES Analysis”, V.21, pp , 1994.

 Wet Cleaning may provide advantages over O 2 plasma cleaning ◦ Increased throughput, lower maintenance cost, reduced utilization of valuable plasma tool time ◦ Tailoring of the wet cleaning chemistry can allow for specific needs of specific processes to be met  Wet cleaning has previously been shown to remove Post-Bosch etch residue and damaged photoresist in TSV creating process 1,2 1.“TSV resist and etch residue removal for 3DIC,” Proceedings from IWLPC, San Jose, CA, November 2013; “Efficient TSV Resist and Residue Removal in 3DIC,” IMAPS Device Packaging Conference, Phoenix, AZ, March “Formulation Development for Bosch Etch Residue Removal: Effect of Solvent on Removal Efficiency,” Proceedings from IMAPS, Advanced Packaging & the Internet of Things: The Future of Our Industry, Orlando, FL, October 2015.

 Definition of Clean: Complete removal of polymer based residue, including all fluorine, and compatibility with the underlying silicon surface.  Techniques for Determining Cleaning ◦ Optical Microscope ◦ Scanning Electron Microscope (SEM) ◦ Energy Dispersive X-ray (EDX) ◦ Auger Electron Spectroscopy (AES)

 Optical Microscopy ◦ Due to feature size and shape this technique is not suitable  SEM ◦ Can be used to determine if morphology differences are present but can’t easily distinguish between silicon defects and residue  EDX ◦ Useful in determining difference between Silicon defect and residue. Analyzing for Fluorine is used to determine cleanliness. Detection limits too high for TSVs due to aspect ratio and geometry effects.  AES ◦ Very surface sensitive technique for determining cleanliness of surface. Analyzing for Fluorine is used to determine cleanliness. Lower detection limits compared to EDX when analyzing TSVs.

 Chemistry Characteristics ◦ TMAH-free ◦ Water and IPA rinse able ◦ High flash point  Beaker test were used to determine effectiveness ◦ All test were performed at 70°C with varying times Flash point (°C) Specific Gravity (g/mL) 25°C, (cP) 38°C, (cP) Surface tension (mN/m)

TSV Cleans

Pre-process SEM - EDX Inspection Fluorine Top Middle Bottom Vias Diameter = 5µm Pitch = 10µm

Post-process SEM - EDX Inspection Top Middle Bottom Vias Diameter = 5µm Pitch = 10µm No Fluorine Detected No Fluorine Detected No Fluorine Detected Beaker Process Conditions 5 60 °C Low agitation

Post-process AES Inspection Vias Diameter = 5µm Pitch = 10µm Beaker Process Conditions 5 60 °C Low agitation No Fluorine Detected at top, middle, bottom of via by AES

Plasma Dicing Cleans

 4 x 200 mm full thickness wafers with 15µm unified streets and 1mm 2 square die used as test vehicles o All wafers had a 6µm photoresist (PR) mask o All wafers were partially etched to a depth of ~300µm o Some wafers had post-etch, in situ O 2 plasma treatment o All wafers were processed by Bosch etch but the polymer passivation step time was varied.

 Coupons were cleaved along the etched trench for SEM and EDX inspection  EDX spectra were collected at the top, middle, and bottom of trench sidewalls before and after cleaning

Wafer Etch Process ConditionsBeaker Process Conditions Standard processing conditions; PR mask left intact on wafer °C Low agitation TopMiddleBottom Pre - Clean Post - Clean Fluorine Wt% = 40 Fluorine Wt% = 34 Fluorine Wt% = 21

Wafer Etch Process ConditionsBeaker Process Conditions Enhanced passivation step; PR mask left intact on wafer °C Low agitation TopMiddleBottom Pre - Clean Post - Clean Fluorine Wt% = 39 Fluorine Wt% = 42 Fluorine Wt% = 37

Wafer Etch Process Conditions Beaker Process Conditions Standard processing conditions; PR mask stripped by in situ O 2 plasma treatment °C Low agitation TopMiddleBottom Pre - Clean Post - Clean Fluorine Wt% = 6 Fluorine Wt% = 3 Fluorine Wt% = 2

Wafer Etch Process Conditions Beaker Process Conditions Enhanced passivation step; PR mask stripped by in situ O 2 plasma treatment °C Low agitation TopMiddleBottom Pre - Clean Post - Clean Fluorine Wt% = 22 Fluorine Wt% = 10 Fluorine Wt% = 3

Test Sample Process Temp (°C)/Time (min) Sidewall Condition, Pre-Clean (F wt.%, measured using EDX) Sidewall Condition, Post-Clean (F wt.%, measured using EDX) Result TopMiddleBottomTopMiddleBottom #170/ ND Clean #270/ ND Clean #370/10632ND Clean #470/ ND Clean ND = not detected

 The Bosch-process is being implemented in many areas of semiconductor manufacturing  One of the exciting new areas is Plasma Dicing to singulate Chips  A proposed chemistry for post Bosch-process wet cleaning was able to completely remove fluorinated polymer passivation residue from 4 types of wafers with varying degrees of residue  The wet cleaning process has the potential to replace a two step process with a one step solution