Evaluation of the LDC Computing Platform for Point 2 SuperMicro X6DHE-XB, X7DB8+ Andrey Shevel CERN PH-AID ALICE DAQ CERN 10 October 2006.

Slides:



Advertisements
Similar presentations
DataTAG CERN Oct 2002 R. Hughes-Jones Manchester Initial Performance Measurements With DataTAG PCs Gigabit Ethernet NICs (Work in progress Oct 02)
Advertisements

Premio Predator G2 Workstation Training
Premio 845D and 845MD Training Premio S650 Desktop Product Training By Calvin Chen Technical Director.
Evaluation of the 2-way Opteron 1U system Klaus Schossmaier CERN EP-AID Computing Seminar 3 September 2003 Performance test of PCs based on AMD platforms.
DAQ for Test&Commissioning at Point 2 Klaus Schossmaier CERN PH-AID ALICE TPC Collaboration Meeting Heidelberg, Germany February 2004.
Sept TPC readoutupgade meeting, Budapest1 DAQ for new TPC readout Ervin Dénes, Zoltán Fodor KFKI, Research Institute for Particle and Nuclear Physics.
Intel® 64-bit Platforms Platform Features. Agenda Introduction and Positioning of Intel® 64-bit Platforms Intel® 64-Bit Xeon™ Platforms Intel® Itanium®
Advantech Embedded System Group Q2 2013
 Model: ASUS SABERTOOTH Z77 Intel Series 7 Motherboard – ATX, Socket H2 (LGA115), Intel Z77 Express, 1866MHz DDR3, SATA III (6Gb/s), RAID, 8-CH Audio,
Computer Design Weber.
Computer Design Corby Milliron. Mother Board specs Model: Processor Socket Intel Processor Interface LGA1150 Form Factor ATX Processors Supported 4th.
Sven Ubik, Petr Žejdl CESNET TNC2008, Brugges, 19 May 2008 Passive monitoring of 10 Gb/s lines with PC hardware.
Cluster computing facility for CMS simulation work at NPD-BARC Raman Sehgal.
Henry Brady Computer Components Unit 2 – Computer Systems.
Report : Zhen Ming Wu 2008 IEEE 9th Grid Computing Conference.
© Copyright IBM Corporation 2006 Course materials may not be reproduced in whole or in part without the prior written permission of IBM IBM BladeCenter.
Testing Virtual Machine Performance Running ATLAS Software Yushu Yao Paolo Calafiura LBNL April 15,
DELL PowerEdge 6800 performance for MR study Alexander Molodozhentsev KEK for RCS-MR group meeting November 29, 2005.
Computer Hardware Mr. Richard Orr Technology Teacher Bednarcik Jr. High School.
ASUS Confidential ASUS AP160R-S Server Introduction By Server Team V1.0.
Chipset Introduction The chipset is commonly used to refer to a set of specialized chips on a computer's motherboard or.
PR-DLSR Motherboard Training for TSD & RMA engineers
A TCP/IP transport layer for the DAQ of the CMS Experiment Miklos Kozlovszky for the CMS TriDAS collaboration CERN European Organization for Nuclear Research.
MY PERSONAL COMPUTER Monica Sheffo. MOTHERBOARD  Model: Intel BOXDZ77GA-70K Intel Extreme Motherboard  Supported Processors: 2 nd generation Intel Core.
ALICE DAQ Plans for 2006 Procurement, Installation, Commissioning P. VANDE VYVRE – CERN/PH for LHC DAQ Club - CERN - May 2006.
PR-DLS Motherboard Training for TSD & RMA engineers.
Hardware Trends. Contents Memory Hard Disks Processors Network Accessories Future.
Computer Anatomy Chin-Sung Lin Eleanor Roosevelt High School.
4 Dec 2006 Testing the machine (X7DBE-X) with 6 D-RORCs 1 Evaluation of the LDC Computing Platform for Point 2 SuperMicro X7DBE-X Andrey Shevel CERN PH-AID.
Computer Architecture Project
Motherboard and Bios. Generic Modern Motherboard.
David Abbott - JLAB DAQ group Embedded-Linux Readout Controllers (Hardware Evaluation)
Platform Architecture Lab USB Performance Analysis of Bulk Traffic Brian Leete
Motherboard Model: Intel 7 Series Supported processor(s): 2 nd generation Intel Core i3, 2 nd generation Intel core i5, 2 nd generation Intel core i7 Processor.
Building a Computer Total System Price: $ Brandon Collins 3/1/13 Pd.2.
May 25-26, 2006 LQCD Computing Review1 Jefferson Lab 2006 LQCD Analysis Cluster Chip Watson Jefferson Lab, High Performance Computing.
The DCS lab. Computer infrastructure Peter Chochula.
NA49-future Meeting, January 26, 20071Ervin Dénes, KFKI - RMKI DATE the DAQ s/w for ALICE (Birmingham, Budapest, CERN, Istanbul, Mexico, Split, Zagreb.
Update on ALICE software status and ideas Ervin Dénes Wigner Research Center Hungarian Academy of Sciences.
Weekly Report By: Devin Trejo Week of June 21, 2015-> June 28, 2015.
Motherboard A motherboard allows all the parts of your computer to receive power and communicate with one another.
LACEY ANDERSON PERIOD2 Computer Design. Motherboard Model: GA-Z77-DS3H Supported Processor(s):  2nd generation Intel® Core™ i3  2nd generation Intel®
구성도 Server Farm Storage DB Server WEB Server F/W ( 방화벽 ) App Server Forti 200B UTM 신비넷 IDC L2 스위치 Si BS_Sapphire1# BS_Sapphire2#
 System Requirements are the prerequisites needed in order for a software or any other resources to execute efficiently.  Most software defines two.
Henry Brady Computer Components Unit 2 – Computer Systems.
L1/HLT trigger farm Bologna setup 0 By Gianluca Peco INFN Bologna Genève,
Acer America Motherboards Fred Smith. Acer America Acer Inc is a Taiwanese multinational hardware and electronics corporation headquartered in Xizhi,
Intel Corporation LGA775 Socket Options Jim Rimpleman.
Recent experience with PCI-X 2.0 and PCI-E network interfaces and emerging server systems Yang Xia Caltech US LHC Network Working Group October 23, 2006.
By: Mike Kennelly. Motherboard Model : ASUS P8Z77-V PRO Intel 7 Series Motherboard Supported Processor(s): Any third of second generation Intel Processor.
András László KFKI Research Institute for Particle and Nuclear Physics New Read-out System of the NA61 Experiment at CERN SPS Zimányi Winter School ‑ 25.
The ALICE Data-Acquisition Read-out Receiver Card C. Soós et al. (for the ALICE collaboration) LECC September 2004, Boston.
MOTHER BOARD PARTS BY BOGDAN LANGONE BACK PANEL CONNECTORS AND PORTS Back Panels= The back panel is the portion of the motherboard that allows.
Memory Mr. Tang Chin To, Eric
This document contains information on a pre-launch desktop that is under NDA and is not yet available. Expected launch is: January 20, 2017.
NFV Compute Acceleration APIs and Evaluation
Cluster Status & Plans —— Gang Qin
PPC-L158T-R90-AXE EOL notice
Computer Hardware.
Special Promo BUSINESS PCs OPTIPLEX Retail File
SLC5 VME ROD based test system for Pixel DAQ: Outlook for Spring 2014
CS111 Computer Programming
Lenovo New Thinksystem and
All-in-one HP Desktops
PCI BASED READ-OUT RECEIVER CARD IN THE ALICE DAQ SYSTEM
A Comprehensive Study of Intel Core i3, i5 and i7 family
Unit 2 Computer Systems HND in Computing and Systems Development
Lenovo Thinksystem and
EVGA nForce™ 790i Ultra SLI
Lenovo Thinksystem and
Presentation transcript:

Evaluation of the LDC Computing Platform for Point 2 SuperMicro X6DHE-XB, X7DB8+ Andrey Shevel CERN PH-AID ALICE DAQ CERN 10 October 2006

10 Oct 2006 Testing the machine (X6DHE-XB) with 6 D-RORCs, X7DB8+ 2 Purpose  Background:  Test the machine (X6DHE-XB) as LDC with 6 D-RORCs  Machines:  Elonex: Supermicro X7DB8+(2x Intel dual core Xeon)  Elonex: Supermicro X6DHE-XB (2x Intel Xeon)  Evaluation program:  Linux installation  DATE V5 installation  D-RORC throughput with DATE  Perform a range of runs with internal D-RORC generator and receiving through DATE  Quick comparison of two machines based on mentioned motherboards.

10 Oct 2006 Testing the machine (X6DHE-XB) with 6 D-RORCs, X7DB8+ 3 Supermicro X6DHE-XB CPU2x Xeon 2.8 GHz, 2 MB ChipsetE7520 FSB800 MHz Memory4 GB (max 16GB), DDR 333 I/O 2x PCI-X (64/133) 4x PCI-X (64/100) 1x PCI-e (x4) Network2x GbE, BCM5721 Disk74 GB, SATA GraphicsRage XL 8 MB Periphery2x USB front, 2x USB back Serial, PS/2 Chassis4U, 1x 550W

10 Oct 2006 Testing the machine (X6DHE-XB) with 6 D-RORCs, X7DB8+ 4 Software Installation  Linux  SLC4.3 with kernel EL.cernsmp no specific problems but X7DB8+, USB boot successful, BIOS ok  To use D-RORC modules the BIOS setting needed to be changed: all PCI slots were set to 100 MHz  DATE 5.21 installation  MySql  mysqltcl  BWidget  SMI  DIM  Drivers: rorc and physmem have been installed as rpm with additional scripts: DATE_basic_Install-SLC4x.bash, DATE_User_Install-SLC4x.bash, DATE_DriversInstall.bash  No specific problems

10 Oct 2006 Testing the machine (X6DHE-XB) with 6 D-RORCs, X7DB8+ 5 Common info about measurement qTotal main memory volume = 4 GB 1 GB for Linux (in /etc/grub.conf) other 3 GB for physmem qSLC 4.3, Kernel EL.1.cernsmp q6 cards D-RORC rev 4 (internal data generator). qAll measurement were done with DATE No received event data were recorded to HD. The data from the database were analyzed with scripts. The pictures were built up with gnuplot. qIn total there were performed 390 measurement runs. Because the figures (rates, bandwidth) are fluctuating every run was continued at least 5 minutes. qTwo points on the further graphs: random event size with max=10**4 and max=10**6 Bytes were measured during two days each. qAll measurements with randomly distributed event size were performed with event checking in DATE. qD-RORC Page Size was 1.5*10**5 Bytes.

10 Oct 2006 Testing the machine (X6DHE-XB) with 6 D-RORCs, X7DB8+ 6 Example of editDb for the cards

10 Oct 2006 Testing the machine (X6DHE-XB) with 6 D-RORCs, X7DB8+ 7 Architecture 6x D-RORCs Supermicro X6DHE-XB SN3033 SN3040 SN3036 SN3041 SN3038 SN3042

10 Oct 2006 Testing the machine (X6DHE-XB) with 6 D-RORCs, X7DB8+ 8 One D-RORC card: readout event rate Fixed event fragment size

10 Oct 2006 Testing the machine (X6DHE-XB) with 6 D-RORCs, X7DB8+ 9 One D-RORC card: Bandwidth of readout Fixed event fragment size

10 Oct 2006 Testing the machine (X6DHE-XB) with 6 D-RORCs, X7DB8+ 10 Multiple D-RORC cards: Readout Event rate Fixed event fragment size

10 Oct 2006 Testing the machine (X6DHE-XB) with 6 D-RORCs, X7DB8+ 11 Multiple D-RORC cards: Bandwidth of readout Fixed event fragment size

10 Oct 2006 Testing the machine (X6DHE-XB) with 6 D-RORCs, X7DB xD-RORC cards: Readout Event rate Random event fragment size - Marked points have been tested two days each

10 Oct 2006 Testing the machine (X6DHE-XB) with 6 D-RORCs, X7DB xD-RORC cards: Bandwidth readout Random event fragment size - Marked points have been tested two days each

10 Oct 2006 Testing the machine (X6DHE-XB) with 6 D-RORCs, X7DB8+ 14 Event rate: Influence of D-RORC page size 6 x D-RORC cards Random event fragment size Max size = 10**6 bytes

10 Oct 2006 Testing the machine (X6DHE-XB) with 6 D-RORCs, X7DB8+ 15 Bandwidth: Influence of D-RORC page size 6 x D-RORC cards Random event fragment size Max size = 10**6 bytes

10 Oct 2006 Testing the machine (X6DHE-XB) with 6 D-RORCs, X7DB8+ 16 Test of Dual-Core Supermicro X7DB8+ 5U, 1350W PSU 3+ 1 Chassis 2x USB front, 2x USB back Serial, PS/2 Periphery Rage XL 8 MB Graphics 120 GB, SATA Disk 2x GbE, BCM5721 Network 2x PCI-Express slots (2x X8;1x X4) 3x PCI-X (1x 64/100; 2x 64/133) 1x PCI-e (x4) SIMLP IPMI 2.0 I/O 4 GB (max 64GB), 667/533 MHz,DDR2 Memory 1066 MHzFSB Intel 5000P (BlackFord) Chipset 2 x Xeon LGA 771 pins (Dempsey) dual core, cache – total 4 MB CPU pcald44.cern.ch

10 Oct 2006 Testing the machine (X6DHE-XB) with 6 D-RORCs, X7DB8+ 17 X6DHE-XB vs X7DB8+ CPU2x Xeon 2.8 GHz, 1 MB ChipsetE7520 FSB800 MHz Memory4 GB, DDR 333 I/O 2x PCI-X (64/133) 4x PCI-X (64/100) 1x PCI-e (x4) Network2x GbE, BCM5721 Memory bandwidth (mem2mem) 1.5 GB/s Memory bandwidth CPU2x Xeon LGA 771 (Dempsey) dual core, 2.33 GHz, 4 MB ChipsetIntel 5000P (BlackFord) FSB1066 MHz Memory4 GB, DDR2 533 MHz I/O 2x PCI-Express slots (2x X8;1x X4) 3x PCI-X (1x 64/100; 2x 64/133) 1x PCI-e (x4) SIMLP IPMI 2.0 Network2x GbE, BCM5721 Memory bandwidth (mem2mem) 3.8 GB/s

10 Oct 2006 Testing the machine (X6DHE-XB) with 6 D-RORCs, X7DB8+ 18 Recommendation and conclusion qRecommendation: if you need to allocate D-RORC cards in the machine and like to have maximum bandwidth for X6DHE-XB: it is better to avoid to use PCI slot 1 & PCI slot 2 at the same time for high bandwidth information sources. qConclusion  In the test it was shown bandwidth (1.6 GB/sec) when all 6 D-RORC cards are in operation and event fragment size is more 10**5 bytes.  Randomly distributed event fragment size with maximum 10**6 bytes gives total bandwidth 814 MB/sec during two days run.  The machine X6DHE-XB is excellent to be used as LDC with 6 D-RORC cards. Selected a single-core LDC for the ALICE DAQ  The machine X7DB8+ might also be used as LDC with max 3 D-RORC cards. First test of a dual-core LDC from Supermicro. Only 3 PCI-X slots. The 6 slots version will be tested when available.

10 Oct 2006 Testing the machine (X6DHE-XB) with 6 D-RORCs, X7DB8+ 19 Thank you! Klaus Schossmaier, Sylvain Chapeland, Ulrich Fuchs and other crew of the PH/AID