Slide 1 © 2006, SJTAG Core Group SJTAG.ppt, Last revised: May 2006 SJTAG Meeting at EBTW 2006 SJTAG Fringe Meeting at EBTW’06 Wednesday 24 May, 2005 1:00.

Slides:



Advertisements
Similar presentations
Introduction to DFT Alexander Gnusin.
Advertisements

Automotive Embedded System Development in AUTOSAR
© 2003, Cisco Systems, Inc. All rights reserved..
BOUNDARY SCAN.
StreamBlade SOE TM Initial StreamBlade TM Stream Offload Engine (SOE) Single Board Computer SOE-4-PCI Rev 1.2.
Apr. 20, 2001VLSI Test: Bushnell-Agrawal/Lecture 311 Lecture 31 System Test n Definition n Functional test n Diagnostic test  Fault dictionary  Diagnostic.
Slide 1 EBTW, May 2006 Chilworth, Southampton, UK A perspective on SJTAG from a “test manager” (tools) vendor Adam W Ley ASSET InterTech, Inc.
LOGSYS Development Environment of Embedded Systems Tamás Raikovich Béla Fehér Péter Laczkó Budapest University of Technology and Economics Department of.
DCM Embedded Software Infrastructure, Build Environment and Kernel Modules A.Norman (U.Virginia) 1 July '09 NOvA Collaboration Mtg.
Managing Your Network Environment © 2004 Cisco Systems, Inc. All rights reserved. Managing Cisco IOS Devices INTRO v2.0—9-1.
Computer Basics 1 Computer Basic 1 includes two lessons:
Lecture 28 IEEE JTAG Boundary Scan Standard
Slide 1 ITC 2005 Gunnar Carlsson 1, David Bäckström 2, Erik Larsson 2 2) Linköpings Universitet Department of Computer Science Sweden 1) Ericsson Radio.
I/O Channels I/O devices getting more sophisticated e.g. 3D graphics cards CPU instructs I/O controller to do transfer I/O controller does entire transfer.
BEEKeeper Remote Management and Debugging of Large FPGA Clusters Terry Filiba Navtej Sadhal.
IO Controller Module Arbitrates IO from the CCP Physically separable from CCP –Can be used as independent data logger or used in future projects. Implemented.
Real-Time Systems Design JTAG – testing and programming.
PV Watchdog Web-Enabled Photovoltaic System Monitor Art Barnes Austin Fisher Ryan Mann Josh Stone.
Spring 07, Jan 25 ELEC 7770: Advanced VLSI Design (Agrawal) 1 ELEC 7770 Advanced VLSI Design Spring 2007 VLSI System DFT Vishwani D. Agrawal James J. Danaher.
TAP (Test Access Port) JTAG course June 2006 Avraham Pinto.
SiliconAid Solutions, Inc. Confidential SAJE SiliconAid JTAG Environment Overview – Very Short.
Applying Wireless in Legacy Systems
1 Design of the Front End Readout Board for TORCH Detector 10, June 2010.
Team Members Jordan Bennett Kyle Schultz Min Jae Lee Kevin Yeh.
1 EE 587 SoC Design & Test Partha Pande School of EECS Washington State University
Scan and JTAG Principles1 Scan and JTAG Principles ARM Advanced RISC Machines.
What is Router? Router is a device which makes communication between two or more networks present in different geographical locations. Routers are data.
® ChipScope ILA TM Xilinx and Agilent Technologies.
6/1/2001 Supplementing Aleph Reports Using The Crystal Reports Web Component Server Presented by Bob Gerrity Head.
Anthony Karnowski. A field-programmable gate array (FPGA) is an integrated circuit designed to be configured by a customer or a designer after manufacturing—hence.
NetBurner MOD 5282 Network Development Kit MCF 5282 Integrated ColdFire 32 bit Microcontoller 2 DB-9 connectors for serial I/O supports: RS-232, RS-485,
66 CHAPTER THE SYSTEM UNIT. © 2005 The McGraw-Hill Companies, Inc. All Rights Reserved. 6-2 Competencies Describe the four basic types of system units.
Progress Report on CGSE Control System Project Team of SJTU for AMS-02 Yang Yupu AMS JSC, Jan 8-12, 2007.
BS Test & Measurement Technique for Modern Semi-con devices & PCBAs.
Remote Firmware Down Load. Xilinx V4LX25 Altera Stratix Control Altera Stratix Control Xilinx V4FX20 EPROM XCF08 EPROM XCF08 EPROM EPC16 EPROM EPC16 EPROM.
Standard based Instrumentation schemes for 3D SoC Neal Stollon Chairman, Nexus 5001 Forum
FPGA IRRADIATION and TESTING PLANS (Update) Ray Mountain, Marina Artuso, Bin Gui Syracuse University OUTLINE: 1.Core 2.Peripheral 3.Testing Procedures.
Slide 1 © 2006, SJTAG Core Group SJTAG-Demos.ppt, V1 The General Demonstration Scenario Test Manager SVF STAPL Diagnostics Translator Return Format Response.
PCIe Mezzanine Carrier Pablo Alvarez BE/CO. Functional Specifications External Interfaces User (application) FPGA System FPGA Memory blocks Mezzanine.
Cisco S2 C4 Router Components. Configure a Router You can configure a router from –from the console terminal (a computer connected to the router –through.
I/O Example: Disk Drives To access data: — seek: position head over the proper track (8 to 20 ms. avg.) — rotational latency: wait for desired sector (.5.
GBT Interface Card for a Linux Computer Carson Teale 1.
Configuration Solutions Overview
System JTAG 24 th May 06 Southampton Presented By Stephen Harrison
© 2015 Redbend – Confidential1 Aug 2015 ALLJOYN UPDATE SERVICE UPDATED CONTRIBUTION & DEMO PLAN.
ECE 553: TESTING AND TESTABLE DESIGN OF DIGITAL SYSTEMS Boundary Scan.
Copyright 2003 The McGraw-Hill Companies, Inc CHAPTER The System Unit computing ESSENTIALS    
April 20, 2001VLSI Test: Bushnell-Agrawal/Lecture 281 Lecture 28 IEEE JTAG Boundary Scan Standard n Motivation n Bed-of-nails tester n System view.
Device/Driver Support for Network Based Devices EPICS Collaboration Meeting Jun, 2003.
2016/2/211 資訊網路專題 Router & Practice. 2016/2/212 Router Basics Computers have four basic components: a CPU, memory, interfaces, and a bus. –A router also.
ITC 2006 Meeting SJTAG Fringe Meeting – October 2006 ITC 2006, Santa Clara, CA State of the SJTAG Initiative Bradford G. Van Treuren Chairman.
© Aeroflex Ltd 2013 The copyright in this document is the property of Aeroflex Ltd and is supplied on the express terms that it is treated as confidential.
Software for tests: AMB and LAMB configuration - Available tools FTK Workshop – Pisa 13/03/2013 Daniel Magalotti University of Modena and Reggio Emilia.
On the way to multidimensional Inspection and Test The paradigm change of electrical test by ESA © GOEPEL electronic 2013 Exlusive presentation for UK.
Compute Node Tutorial(2) Agenda Introduce to RocketIO How to build a optical link connection Backplane and cross link communications How to.
Real-Time Systems Lab. OSGi overview January 23, 2002 Sung-ho Park.
AVR JTAG Interface The JTAG (Joint Test Action Group) development started about 1985 as a method to test populated circuit boards after manufacture. The.
© 2002, Cisco Systems, Inc. All rights reserved.
CCNA Routing and Switching Routing and Switching Essentials v6.0
AVR JTAG Interface The JTAG (Joint Test Action Group) development started about 1985 as a method to test populated circuit boards after manufacture. The.
CIT 384: Network Administration
Components of Computer
Firmware Structure Alireza Kokabi Mohsen Khakzad Friday 9 October 2015
Chapter 10: Device Discovery, Management, and Maintenance
CCNA Routing and Switching Routing and Switching Essentials v6.0
Standards-based Multi-Host NIC Management
Chapter 10: Device Discovery, Management, and Maintenance
JTAG, Multi-ICE and Angel
STAM: The Final Frontiers of System Test Access Management
Presentation transcript:

Slide 1 © 2006, SJTAG Core Group SJTAG.ppt, Last revised: May 2006 SJTAG Meeting at EBTW 2006 SJTAG Fringe Meeting at EBTW’06 Wednesday 24 May, :00 PM – 3:45 PM Tanners Room Chilworth Manor, Southampton, UK

Slide 2 © 2006, SJTAG Core Group SJTAG.ppt, Last revised: May 2006 EBTW 2006: Agenda Ben Bennetts, SJTAG Chairman: Introduction/status of SJTAG. Views from the industry  Test manager vendors. Adam Ley, ASSET InterTech, USA  Systems industry. Steve Harrison and Steve Lakin, Motorola, UK  Scan support device vendors. Peter Horwood, Firecron, UK

Slide 3 © 2006, SJTAG Core Group SJTAG.ppt, Last revised: May 2006 Who’s in the Room?  Mick Austin, JTAG Technologies, FI  Jan Heiber, Goepel, DE  Erik Larsson, Linköpings Universitet, Sweden  Ben Bennetts, Bennetts Associates (SJTAG Chairman), UK  Steve Harrison, Motorola Networks, UK  Bill Eklow, Cisco Systems, USA  Peter Horwood, Firecron, UK  Eugene Mullen, Firecron, UK  Jim Webster, Consultant (ex-BAE Systems), UK  Thomas Kronqvist, Saab Test Systems, SW  Markku Moilanen, Oulu University, FI  Adam Ley, ASSET InterTech, USA  Artur Jutman, Technical University Tallinn, Estonia  Anthony Sparks, JTAG Technologies, USA  Jukka Antila, Nokia Networks, FI  Bernard Sutton, Robat, UK  Billy Fenton, International Test Technologies, IR  Pete Collins, ASTER Ingenerie, FR  James Stanbridge, JTAG Technologies, UK  Chris Day, Abracad, UK  Larry Osborn, ASSET InterTech  Christophe Lotz, ASTER Ingenerie, FR  Franc Novak, Josef Stefan inst., Slovenia  Reg Waller, ASSET InterTech, UK  Kevin Fotheringham, ASSET InterTech, UK  Patrick Au, IBM, UK  Gunnar Carlsson, Ericsson, Sweden  Frans de Jong, Philips, NL  Thomas Wenzel, Goepel Electronic, DE  Ville Hassinen, Ericsson, Sweden  Steve Okell, Tandberg TV, UK

Slide 4 © 2006, SJTAG Core Group SJTAG.ppt, Last revised: May 2006 May 2006: SJTAG Initiative System JTAG Supporting eXternal and Embedded Boundary Scan Test (XBST, EBST) Extracted from a white paper from the SJTAG group Ben Bennetts, SJTAG Chairman

Slide 5 © 2006, SJTAG Core Group SJTAG.ppt, Last revised: May 2006 Background to SJTAG  Kick-off meeting at the May 2005 European Board Test Workshop, Tallinn, Estonia: 14 attendees  Representatives from ASSET InterTech, BAE Systems, Cisco, Ericsson, Firecron, Goepel, ITT, JTAG Technologies, National Semiconductor, Nokia, Saab Test + Independent Consultants  Follow-on meetings at ITC 2005 and EBTW 2006  Presentations available at

Slide 6 © 2006, SJTAG Core Group SJTAG.ppt, Last revised: May 2006 What Are We Talking About? 4 Motherboard (Backplane) Bus Protocol Interface Device Test BusGateway Device Connection to a dedicated backplane test bus or to an Ethernet/USB port. Test Manager  Prototype system debug.  Manufacturing test,  On-site customer installation.  In-service field-service calls.  Repair depots.

Slide 7 © 2006, SJTAG Core Group SJTAG.ppt, Last revised: May 2006 We Are Still Defining Terms..  UUT  System  Test and Configuration  eXternal Boundary Scan Test  Embedded Boundary Scan Test  Test Manager: program development and runtime controller  Embedded Test Controller  JTAG Protocol Manager  Gateway Device Not an easy job, Maisie. I know, I know.

Slide 8 © 2006, SJTAG Core Group SJTAG.ppt, Last revised: May 2006 Embedded Test Controller Test Bus Test Manager TDO TDI TCK TMS1 System Backplane B1B1 Gateway Path Select Flash FPGA DIMM Socket LVDS LVDS 1532 cPLD µProc RAM JTAG Protocol Manager PROM B2B2 Gateway Path Select Flash FPGA DIMM Socket LVDS LVDS 1532 cPLD PROM TRST µProc RAM Embedded Test Controller with separate JTAG Protocol Manager Embedded Test Controller with separate JTAG Protocol Manager Embedded Test Controller with direct IO TAP signals Embedded Test Controller with direct IO TAP signals

Slide 9 © 2006, SJTAG Core Group SJTAG.ppt, Last revised: May 2006 System Test Use Scenarios 4 Motherboard (Backplane) Bus Protocol Interface Device Test BusGateway Device Connection to a dedicated backplane test bus or to an Ethernet/USB port. Test Manager  Prototype system debug.  Manufacturing test,  On-site customer installation,  In-service field-service calls.  Repair depots.

Slide 10 © 2006, SJTAG Core Group SJTAG.ppt, Last revised: May 2006 eXternal Boundary Scan Test (XBST) 4 Motherboard (Backplane) Bus Protocol Interface Device Test BusGateway Device Standard or Proprietary WAN Communication Protocol Test Manager Test Manager provides:  Learning the configuration of the system: what UUTs are present, in what slots, etc  Creating (off-line) and applying (on-line) an overall UUT and system test plan  Response capture and analysis  Overall control of all test and config operations “Bare bones” implementation  Backplane access (Ethernet, USB, etc)  UUT addressing scheme for multi-drop e.g. a gateway device.

Slide 11 © 2006, SJTAG Core Group SJTAG.ppt, Last revised: May 2006 Embedded Boundary Scan Test (EBST) 4 Motherboard (Backplane) Bus Protocol Interface Device Test BusGateway Device Standard or Proprietary WAN Communication Protocol Test Manager Test Manager provides:  Overall control of embedded test and configuration sequences: data load, start, results capture, logging, analysis and display “Fully-loaded” implementation  Backplane access (Ethernet, USB, etc)  UUT addressing scheme for multi-drop e.g. a gateway device  Embedded Test Controller with or without a separate JTAG Protocol Manager  On-board path selection, if required.

Slide 12 © 2006, SJTAG Core Group SJTAG.ppt, Last revised: May 2006 The Questions Question: should I have an external Test Manager do all the work and just have “bare- bones” additions to the system, or should I have a “fully-loaded” Embedded Test Controller system and just use the Test Manager as an overall test runtime and configuration controller? And, whichever way I go, what are the implications: tradeoffs, benefits, ability to leverage what already exists, invocation procedures, data formats and languages, etc.?

Slide 13 © 2006, SJTAG Core Group SJTAG.ppt, Last revised: May 2006 The Goal of SJTAG - 1  Vector and configuration data  Response data  Log and status data  Commands  Vector management  Execution conditions set-up  Execution control  Response data retrieval  Log and status data retrieval  UUT recovery from a test JTAG Module Chains JTAG Module Chains Gateway μPμP μPμP Chain Selector Chain Selector JTAG Master JTAG Master JTAG Module Chains JTAG Module Chains Gateway μPμP μPμP Chain Selector Chain Selector JTAG Master JTAG Master JTAG Module Chains JTAG Module Chains Gateway μPμP μPμP Chain Selector Chain Selector JTAG Master JTAG Master Test Manager (External or Embedded) Multi-Board System

Slide 14 © 2006, SJTAG Core Group SJTAG.ppt, Last revised: May 2006 The Goal of SJTAG - 2 The goal for SJTAG is: for all variants of XBST and EBST, to define the data contents and formats communicated: between external Test Manager platforms and internal Embedded Test Controllers, and between Embedded Test Controllers and the UUTs they serve in an open-standard vendor-independent and non-proprietary way. The goal for SJTAG is: for all variants of XBST and EBST, to define the data contents and formats communicated: between external Test Manager platforms and internal Embedded Test Controllers, and between Embedded Test Controllers and the UUTs they serve in an open-standard vendor-independent and non-proprietary way.

Slide 15 © 2006, SJTAG Core Group SJTAG.ppt, Last revised: May 2006 The SJTAG Players Scan Support Device Vendors Firecron NatSemi Texas Inst Etc Test Manager Vendors ASSET Goepel JTAG Tech Etc System Company End Users Telecom High-end Server Mil/Aero Automotive Medical Etc EMS Service Suppliers Celestica Solectron Jabil Flextronics Etc

Slide 16 © 2006, SJTAG Core Group SJTAG.ppt, Last revised: May 2006 SJTAG Core Group Ben Bennetts, Bennetts Associates - Chair Gunnar Carlsson, Ericsson Anthony Sparks, JTAG Technologies Bill Eklow, Cisco Systems Ken Filliter, National Semiconductor Steve Harrison, Motorola Networks Peter Horwood, Firecron Brad van Treuren, Lucent Technologies Jim Webster, BAE Systems Adam Ley, ASSET InterTech Core Group (May 2006) Scan Support Device Vendors Test Manager Vendors System Company End Users + a further 41 on the extended group

Slide 17 © 2006, SJTAG Core Group SJTAG.ppt, Last revised: May 2006 To Become Involved in SJTAG … Send to Ben Bennetts at Reminder: go to to download the current version of the white paper.

Slide 18 © 2006, SJTAG Core Group SJTAG.ppt, Last revised: May 2006 EBTW 2006: Agenda Ben Bennetts, SJTAG Chairman: Introduction/status of SJTAG. Views from the industry  Test manager vendors. Adam Ley, ASSET InterTech, USA Systems industry.  Steve Harrison and Steve Lakin, Motorola, UK  Scan support device vendors. Peter Horwood, Firecron, UK