Wireless IC Node with Compression Heuristics (W.I.N.C.H.) Final Design Review Steve Jocke, Kyle Ringgenberg, Stuart

Slides:



Advertisements
Similar presentations
Telos Fourth Generation WSN Platform
Advertisements

Analog to Digital Conversion (ADC)
VADA Lab.SungKyunKwan Univ. 1 L3: Lower Power Design Overview (2) 성균관대학교 조 준 동 교수
V 0.21 Audio Record/Playback Maxim 517 Audio mini jack OUT0 DIP Switch + - Vout DAC LM386PIC RA0/AN0 I2C bus Open for record Closed for playback EEPROM.
NxN pixel demonstrator. Time to Digital Converter (2) Tapped delay line –128 cells, 100ps Two hit registers –One per both leading and trailing edge 7.
Oscilloscope Watch Teardown. Agenda History and General overview Hardware design: – Block diagram and general overview – Choice of the microcontroller.
18/05/2015 Calice meeting Prague Status Report on ADC LPC ILC Group.
Design and Implementation a 8 bits Pipeline Analog to Digital Converter in The Technology 0.6 μm CMOS Process Eri Prasetyo.
A 16-Bit Kogge Stone PS-CMOS adder with Signal Completion Seng-Oon Toh, Daniel Huang, Jan Rabaey May 9, 2005 EE241 Final Project.
Squaring Function Squaring Function Zehavit Trachtenberg Ido Dinerman Barak Cohen.
Die-Hard SRAM Design Using Per-Column Timing Tracking
Jan. 2007VLSI Design '071 Statistical Leakage and Timing Optimization for Submicron Process Variation Yuanlin Lu and Vishwani D. Agrawal ECE Dept. Auburn.
CMOS VLSIAnalog DesignSlide 1 CMOS VLSI Analog Design.
Lecture 3: Computer Performance
A Low-Power 4-b 2.5 Gsample/s Pipelined Flash Analog-to-Digital Converter Using Differential Comparator and DCVSPG Encoder Shailesh Radhakrishnan, Mingzhen.
Phase Locked Loops Continued
Digital Circuits to Compensate for Energy Harvester Supply Variation Hao-Yen Tang David Burnett.
ALL-DIGITAL PLL (ADPLL)
Wireless RF Receiver Front-end System – Wei-Liang Chen Wei-Liang Chen Wireless RF Receiver Front-end System Yuan-Ze University, VLSI Systems Lab
Juanjo Noguera Xilinx Research Labs Dublin, Ireland Ahmed Al-Wattar Irwin O. Irwin O. Kennedy Alcatel-Lucent Dublin, Ireland.
04/26/05 Anthony Singh, Carleton University, MCML - Fixed Point - Integer Divider Presentation #2 High-Speed Low Power VLSI – Prof. Shams By Anthony.
Final Year Project A CMOS imager with compact digital pixel sensor (BA1-08) Supervisor: Dr. Amine Bermak Group Members: Chang Kwok Hung
Modified OSI Architecture for Low-Power Wireless Networks
New MMIC-based Millimeter-wave Power Source Chau-Ching Chiong, Ping-Chen Huang, Yuh-Jing Huang, Ming-Tang Chen (ASIAA), Shou-Hsien Weng, Ho-Yeh Chang (NCUEE),
1 Process-Variation Tolerant Design Techniques for Multiphase Clock Generation Manohar Nagaraju +, Wei Wu*, Cameron Charles # + University of Washington,
Wireless Intelligent Sensor Modules for Home Monitoring and Control Presented by: BUI, Phuong Nhung, 裴芳绒 António M. Silva1, Alexandre Correia1, António.
A 30-GS/sec Track and Hold Amplifier in 0.13-µm CMOS Technology
DLS Digital Controller Tony Dobbing Head of Power Supplies Group.
ADS Design Guide.
Guohe Yin, U-Fat Chio, He-Gong Wei, Sai-Weng Sin,
A. Matsuzawa, Tokyo Tech. 1 Nano-scale CMOS and Low Voltage Analog to Digital Converter Design Challenges Akira Matsuzawa Tokyo Institute of.
Basics of Energy-Efficient Design Lin Zhong ELEC424, Fall
Design of a 10 Bit TSMC 0.25μm CMOS Digital to Analog Converter Proceedings of the Sixth International Symposium on Quality Electronic Design IEEE, 2005.
Final Project in RFCS in the MINT Program of the UPC by Sven Günther
Power Management for Nanopower Sensor Applications Michael Seeman EE 241 Final Project Spring 2005 UC Berkeley.
A 1-V 2.4-GHz Low-Power Fractional-N Frequency Synthesizer with Sigma-Delta Modulator Controller 指導教授 : 林志明 教授 學生 : 黃世一 Shuenn-Yuh Lee; Chung-Han Cheng;
MMIC design activities at ASIAA Chau-Ching Chiong, Ping-Chen Huang, Yuh-Jing Huang, Ming-Tang Chen (ASIAA), Ho-Yeh Chang (NCUEE), Ping-Cheng Huang, Che-Chung.
Chapter 1 Computer Abstractions and Technology. Chapter 1 — Computer Abstractions and Technology — 2 The Computer Revolution Progress in computer technology.
ATtiny23131 A SEMINAR ON AVR MICROCONTROLLER ATtiny2313.
A 10b Ternary SAR (TSAR) ADC with Decision Time Quantization Based Redundancy Jon Guerber, Manideep Gande, Hariprasath Venkatram, Allen Waters, Un-Ku Moon.
Audioprocessor for Automobiles Using the TMS320C50 DSP Ted Subonj Presentation on SPRA302 CSE671 / Dr. S. Ganesan.
1 PD Loop Filter 1/N Ref VCO Phase- Locked Loop LO.
Rakshith Venkatesh 14/27/2009. What is an RF Low Noise Amplifier? The low-noise amplifier (LNA) is a special type of amplifier used in the receiver side.
Adaptive Sleep Scheduling for Energy-efficient Movement-predicted Wireless Communication David K. Y. Yau Purdue University Department of Computer Science.
Patricia Gonzalez Divya Akella VLSI Class Project.
Low-Power Wake-Up Receiver (LP-WUR) for
DEFENSE EXAMINATION GEORGIA TECH ECE P. 1 Fully Parallel Learning Neural Network Chip for Real-time Control Jin Liu Advisor: Dr. Martin Brooke Dissertation.
Low Power, High-Throughput AD Converters
Submarine Sonar Detection
1 The Link-On-Chip (LOC) Project at SMU 1.Overview. 2.Status 3.Current work on LOCs6. 4.Plan and summary Jingbo Ye Department of Physics SMU Dallas, Texas.
Chapter 12 Some PIC Microcontroller Advances The aims of this chapter are to introduce: To introduce in overview two microcontrollers which show some enhanced.
1 Quarterly Technical Report II for Pittsburgh Digital Greenhouse Kyusun Choi The Pennsylvania State University Computer Science and Engineering Department.
Z. Feng MTU EE4800 CMOS Digital IC Design & Analysis 6.1 EE4800 CMOS Digital IC Design & Analysis Lecture 6 Power Zhuo Feng.
Bandgap Reference Voltage SVTH:Đặng Thanh Tiền. Bandgap Reference Voltage  Abstract  Introduction  Circuit of the BGR  Simulation  Conclusion  References.
Seok-jae, Lee VLSI Signal Processing Lab. Korea University
COMPUTER ARCHITECTURE & OPERATIONS I Instructor: Yaohang Li.
Mitglied der Helmholtz-Gemeinschaft Hardware characterization of ADC based DAQ-System for PANDA STT A. Erven, L. Jokhovets, P.Kulessa, H.Ohm,
Low Power, High-Throughput AD Converters
Special Features. Device Configuration bits Revision Device Configuration bits Revision On-chip Power-on Reset (POR) Revision On-chip Power-on Reset (POR)
Digital to analog converter [DAC]
WUR PHY Performance Study with Phase Noise and ACI
By Jonathan Bolus and Stuart Wooters
Analog Comparator An analog comparator is available on pins PE2(AIN0), PE3(AIN1) The comparator operates like any other comparator. -when (+) exceeds (-)
R&D activity dedicated to the VFE of the Si-W Ecal
A Novel 1. 5V CMFB CMOS Down-Conversion Mixer Design for IEEE 802
2018/9/16 Distributed Source Coding Using Syndromes (DISCUS): Design and Construction S.Sandeep Pradhan, Kannan Ramchandran IEEE Transactions on Information.
5.8GHz CMOS 射頻前端接收電路 晶片設計實作 5.8GHz CMOS Front-End Circuit Design
VLSI Project Presentation
Design for Simple Spiking Neuron Model
Design for Simple Spiking Neuron Model
Presentation transcript:

Wireless IC Node with Compression Heuristics (W.I.N.C.H.) Final Design Review Steve Jocke, Kyle Ringgenberg, Stuart

System Data Flow Overview

PIC Overview PIC16C5X.UVa Stats –4 Interrupts / 3 Input ports / 5 output ports / 32 Instruction –Operating voltage of 300mV –Input clock frequency of 800KHz Clock divided down to 200Khz for PIC internal cycles Approximately 200 Instructions (I-cycles) between ADC Samples System overhead requires approximately 30 I-cycles –Required to track input values for gain adjustment to ADC –Leaves ~ 170 I-Cycles free for compression, second core not required

Run Length Encoding Replace Repetition with Occurrence Counts –Lossless: Only Identical Values Replaced  [3]0 1 3 [2]5 6 –Lossey: Values with a Tolerance Replaced  [4]0 3 [3]5 –Variable Parameters Codeword Size – Max Repetition Length Block Size – Insert Repetition Code Every Block –CODE x BLOCK = WORD Tolerance – “Stray-ability”

Run Length Encoding

All Variants Require Additional Repetition Blocks Compression Ratio –Lossless Poor – Worst Case is Worse than Raw –Lossey Excellent – Saturates to Best Compression Ratio Executable in O(n) –36 Clock Cycles –7 Registers

Delta Encoding Replace Values with Changes in Values –Lossless Global: Greatest Δ Dictates Remapping  8x 3-bit “Words”  24 bits  7x 2-bit “Words”  14 bits –Lossless Local: Each Δ Treated Independently  4x 1-bit, 3x 2-bit “Word”  10 bits Additional Data for “Word” Lengths –Lossey Global: Mean Δ Dictates Remapping  8x 1-bit  8 bits Decoded as:

Delta Encoding Tightly Clustered Long Tail

Delta Encoding Longer Tail, but no Bit Change!

Delta Encoding

All Variants Require Additional Sign Bit Compression Ratio –Lossless Mediocre – Significant Degree of Overhead Bits –Lossey Mediocre – Fidelity is Data Dependent Execution in O(n) –37 Clock Cycles –6 Registers

Compression Conclusions 10x

Mixer Design Vdd 1.2V Active Power: –50GHz LO –100Mbs –9.23mW Active Power: –1.5 GHz LO –100Mbps –716.67uW

15GHz Local Oscillator Startup Delay: – ps Startup Power: –4.471mW Run Power: –6.050mW Off Power: – μW

LO – 3 Stage Inverter and Buffer 1.5 GHz Startup Time: –2.3ns Startup Energy: –6.92pJ Startup Power: –3mW Avg Power: –3.502mW Off Power: –1.804μW

High Speed Power Examples VCO Core: 1mW 1 51GHz Mixer:97mW GHz Gilbert Cell Amplifier 54mW 3 60GHz 1.52nJ/bit (100Mbps) 3.04μJ/2Kbit (100Mbps) 1. Tiebout, M.; Wohlmuth, H.-D.; Simburger, W., "A 1V 51GHz fully-integrated VCO in 0.12/spl mu/m CMOS," Solid-State Circuits Conference, Digest of Technical Papers. ISSCC IEEE International, vol.2, no., pp , Lin, C.-S.; Wu, P.-S.; Chang, H.-Y.; Wang, H., "A 9-50-GHz Gilbert-cell down-conversion mixer in 0.13-/spl mu/m CMOS technology," Microwave and Wireless Components Letters, IEEE, vol.16, no.5, pp , May Doan, C.H.; Emami, S.; Niknejad, A.M.; Brodersen, R.W., "Millimeter-wave CMOS design," Solid-State Circuits, IEEE Journal of, vol.40, no.1, pp , Jan. 2005

Power Consumption of PIC (No Compression) Time μ sec

Power Consumption of PIC (cont’d) Measurements –Ultrasim Simulator used to measure current Set in MS (Mixed Signal / Analog Mode) PIC Power Summary –Without compression 1.) NOP Inst Power 318.1nW (Averaged over 4 NOP’s) 2.) AVG Inst Power nW (All runtime - 2mS) –With compression 3.) AVG Inst Power nW (Over Compression Algorithm) 4.) AVG Inst Power nW (all runtime – 2mS) –Final Stats Overall Inst Power 323.7nW Delta Power Modes 1.51nW Conclusion –Power Consumption is about the same no matter what operation Using free I-cycles recovers wasted power Also could throttle back clock frequency

Energy Totals for Communication Channel 15GHz –On Energy (Mixer + LO): 152.8pJ/bit 305.6nJ/2Kbit –Off Power (LO): 69.39μW 1.5GHz –On Energy (Mixer + LO): 35.06pJ/bit 70.1nJ/2Kbit –Off Power (LO): 1.804μW Bluetooth 4 –On Energy: 297.5pJ/bit – 165nJ/bit –Sleep Power 825μW –Idle Power 8.25mW 4. Roving Networks RN-41 V1.5 11/14/07 Documentation

Summary Base Case (Bluetooth) Compression (10/1) –.324nJ/Sample (PIC) –2.38nJ/byte (Bluetooth) –827nJ/Sample No Compression –.324nJ/Sample (PIC) –2.38nJ/byte (Bluetooth) –842.4nJ/Sample Wireless Compression (10/1) –.324nJ/Sample (PIC) –1.224nJ/byte (LO) –74.5nJ/Sample No Compression –.324nJ/Sample (PIC) –1.224nJ/byte (LO) –68.8μJ/Sample