Jim Brau LCWS07, DESY May 31, 20071 Development of an ILC vertex detector sensor with single bunch crossing tagging Chronopixel ł Sensors for the ILC J.

Slides:



Advertisements
Similar presentations
Jim Brau ACFA Linear Collider Workshop, Beijing February 6, Development of an ILC vertex detector sensor with single bunch crossing tagging Chronopixel.
Advertisements

Simulation Studies of a (DEPFET) Vertex Detector for SuperBelle Ariane Frey, Max-Planck-Institut für Physik München Contents: Software framework Simulation.
Development of an Active Pixel Sensor Vertex Detector H. Matis, F. Bieser, G. Rai, F. Retiere, S. Wurzel, H. Wieman, E. Yamamato, LBNL S. Kleinfelder,
Jaap Velthuis, University of Bristol SPiDeR SPiDeR (Silicon Pixel Detector Research) at EUDET Telescope Sensor overview with lab results –TPAC –FORTIS.
Striplet option of Super Belle Silicon Vertex Detector Talk at Joint Super B factory workshop, Honolulu 20 April 2005 T.Tsuboyama.
Progress towards a Long Shaping-Time Readout for Silicon Strips Bruce Schumm SCIPP & UC Santa Cruz SLAC LCWS05 July 28-31, 2004.
19 March 2005 LCWS 05 M. Breidenbach 1 SiD Electronic Concepts SLAC –D. Freytag –G. Haller –J. Deng –mb Oregon –J. Brau –R. Frey –D. Strom BNL –V. Radeka.
Chronopixel R&D status – May 2014 N. B. Sinev University of Oregon, Eugene In collaboration with J.E.Brau, D.M.Strom (University of Oregon, Eugene, OR),
A new idea of the vertex detector for ILC Y. Sugimoto Nov
SPiDeR  First beam test results of the FORTIS sensor FORTIS 4T MAPS Deep PWell Testbeam results CHERWELL Summary J.J. Velthuis.
15-17 December 2003ACFA workshop, Mumbai - A.Besson R&D on CMOS sensors Development of large CMOS Sensors Characterization of the technology without epitaxy.
Development of Readout ASIC for FPCCD Vertex Detector 01 October 2009 Kennosuke.Itagaki Tohoku University.
Status of the Chronopixel Project
Vertexing for SID status N. B. Sinev University of Oregon, Eugene 1 April 23, 2015,A LCW2015, Japan Nick Sinev.
Chronopixel status N. B. Sinev University of Oregon, Eugene In collaboration with J.E.Brau, D.M.Strom (University of Oregon, Eugene, OR), C.Baltay, W.Emmet,
Study of FPCCD Vertex Detector 12 Jul. th ACFA WS Y. Sugimoto KEK.
Chronopixel project status N. B. Sinev University of Oregon, Eugene In collaboration with J.E.Brau, D.M.Strom (University of Oregon, Eugene, OR), C.Baltay,
1 Nick Sinev LCWS08, University of Illinois at Chicago November 18, 2008 Status of the Chronopixel project J. E. Brau, N. B. Sinev, D. M. Strom University.
Monolithic Pixels R&D at LBNL Devis Contarato Lawrence Berkeley National Laboratory International Linear Collider Workshop, LCWS 2007 DESY Hamburg, May.
Fine Pixel CCD Option for the ILC Vertex Detector
SPiDeR  SPIDER DECAL SPIDER Digital calorimetry TPAC –Deep Pwell DECAL Future beam tests Wishlist J.J. Velthuis for the.
1 Nick Sinev 2009 LCWS of the Americas, Vertex session October 1, 2009 Chronopixe first prototype tests J. E. Brau, N. B. Sinev, D. M. Strom University.
1 Digital Active Pixel Array (DAPA) for Vertex and Tracking Silicon Systems PROJECT G.Bashindzhagyan 1, N.Korotkova 1, R.Roeder 2, Chr.Schmidt 3, N.Sinev.
Fully depleted MAPS: Pegasus and MIMOSA 33 Maciej Kachel, Wojciech Duliński PICSEL group, IPHC Strasbourg 1 For low energy X-ray applications.
ALICE Inner Tracking System at present 2 2 layers of hybrid pixels (SPD) 2 layers of silicon drift detector (SDD) 2 layers of silicon strips (SSD) MAPs.
Status of the Chronopixel Project N. B. Sinev University of Oregon, Eugene In collaboration with J.E.Brau, D.M.Strom (University of Oregon, Eugene, OR),
VIP1: a 3D Integrated Circuit for Pixel Applications in High Energy Physics Jim Hoff*, Grzegorz Deptuch, Tom Zimmerman, Ray Yarema - Fermilab *
Fine Pixel CCD for ILC Vertex Detector ‘08 7/31 Y. Takubo (Tohoku U.) for ILC-FPCCD vertex group ILC vertex detector Fine Pixel CCD (FPCCD) Test-sample.
J. Crooks STFC Rutherford Appleton Laboratory
Chronopixel status N. B. Sinev University of Oregon, Eugene In collaboration with J.E.Brau, D.M.Strom (University of Oregon, Eugene, OR), C.Baltay, W.Emmet,
SiD R&D tasks for the LOI - Subsystem R&D tasks - Summary of SiD R&D - Prioritization of R&D tasks -> Document for DoE/NSF ~Feb 2009 (Mainly based on Marty’s.
FPCCD option Yasuhiro Sugimoto 2012/5/24 ILD 1.
FPCCD Vertex detector 22 Dec Y. Sugimoto KEK.
Technology Overview or Challenges of Future High Energy Particle Detection Tomasz Hemperek
LCWS08, Chicago, November 2008 Ladislav Andricek, MPI fuer Physik, HLL 1 DEPFET Active Pixel Sensors - Status and Plans - Ladislav Andricek for the DEPFET.
65 nm CMOS analog front-end for pixel detectors at the HL-LHC
UK Activities on pixels. Adrian Bevan 1, Jamie Crooks 2, Andrew Lintern 2, Andy Nichols 2, Marcel Stanitzki 2, Renato Turchetta 2, Fergus Wilson 2. 1 Queen.
1 Nick Sinev LCWS10 SiD meeting March 29, 2010 Chronopixe status J. E. Brau, N. B. Sinev, D. M. Strom University of Oregon, Eugene C. Baltay, H. Neal,
A. Rivetti Villa Olmo, 7/10/2009 Lepix: monolithic detectors for particle tracking in standard very deep submicron CMOS technologies. A. RIVETTI I.N.F.N.
26 Apr 2009Paul Dauncey1 Digital ECAL: Lecture 2 Paul Dauncey Imperial College London.
Irfu saclay Development of fast and high precision CMOS pixel sensors for an ILC vertex detector Christine Hu-Guo (IPHC) on behalf of IPHC (Strasbourg)
L.Royer– Calice LLR – Feb Laurent Royer, J. Bonnard, S. Manen, P. Gay LPC Clermont-Ferrand R&D pole MicRhAu dedicated to High.
SIAM M. Despeisse / 29 th January Toward a Gigatracker Front-end - Performance of the NINO LCO and HCO Matthieu Despeisse F. Osmic, S. Tiuraniemi,
Radiation hardness of Monolithic Active Pixel Sensors (MAPS)
CMOS MAPS with pixel level sparsification and time stamping capabilities for applications at the ILC Gianluca Traversi 1,2
LHCb Vertex Detector and Beetle Chip
1 Nick Sinev LCWS10 Vertex session March 28, 2010 Chronopixe first prototype tests J. E. Brau, N. B. Sinev, D. M. Strom University of Oregon, Eugene C.
S TATUS OF THE C HRONOPIXEL P ROJECT N. B. Sinev University of Oregon, Eugene In collaboration with J.E.Brau, D.M.Strom (University of Oregon, Eugene,
Custom mechanical sensor support (left and below) allows up to six sensors to be stacked at precise positions relative to each other in beam The e+e- international.
1 Nick Sinev, ALCPG March 2011, Eugene, Oregon Investigation into Vertex Detector Resolution N. B. Sinev University of Oregon, Eugene.
Chronopixel R&D status – October 2013 N. B. Sinev University of Oregon, Eugene In collaboration with J.E.Brau, D.M.Strom (University of Oregon, Eugene,
J. Brau LCWS 2006 March, J. Brau LCWS Bangalore March, 2006 C. Baltay, W. Emmet, H. Neal, D. Rabinowitz Yale University Jim Brau, O. Igonkina,
Monolithic CMOS Pixel Detectors for ILC Vertex Detection C. Baltay, W. Emmet, D. Rabinowitz Yale University Jim Brau, N. Sinev, D. Strom University of.
VMM Update Front End ASIC for the ATLAS Muon Upgrade V. Polychronakos BNL RD51 - V. Polychronakos, BNL10/15/131.
6/19/06 Su DongSiD Advisory: VXD DOD Summary II1 VXD DOD Summary (II) Sensors & Other system Issues.
Ideas on MAPS design for ATLAS ITk. HV-MAPS challenges Fast signal Good signal over noise ratio (S/N). Radiation tolerance (various fluences) Resolution.
Hybrid CMOS strip detectors J. Dopke for the ATLAS strip CMOS group UK community meeting on CMOS sensors for particle tracking , Cosenors House,
Low Mass, Radiation Hard Vertex Detectors R. Lipton, Fermilab Future experiments will require pixelated vertex detectors with radiation hardness superior.
FP-CCD GLD VERTEX GROUP Presenting by Tadashi Nagamine Tohoku University ILC VTX Ringberg Castle, May 2006.
Pixel Sensors for the Mu3e Detector Dirk Wiedner on behalf of Mu3e February Dirk Wiedner PSI 2/15.
Monolithic CMOS Pixel Detectors for ILC Vertex Detection
Status of the Chronopixel Project
Rita De Masi IPHC-Strasbourg on behalf of the IPHC-IRFU collaboration
Vertex Detector R&D N. B. Sinev University of Oregon, Eugene
SiD Electronic Concepts
FPCCD Vertex Detector for ILC
Yasuhiro Sugimoto KEK 17 R&D status of FPCCD VTX Yasuhiro Sugimoto KEK 17
TCAD Simulation and test setup For CMOS Pixel Sensor based on a 0
The MPPC Study for the GLD Calorimeter Readout
Presentation transcript:

Jim Brau LCWS07, DESY May 31, Development of an ILC vertex detector sensor with single bunch crossing tagging Chronopixel ł Sensors for the ILC J. E. Brau, N. B. Sinev, D. M. Strom University of Oregon, Eugene C. Baltay, H. Neal, D. Rabinowitz Yale University, New Haven EE work is contracted to Sarnoff Corporation

Jim Brau LCWS07, DESY May 31, Chronopixel (CMOS)  Completed Macropixel design last year  Key feature – stored hit times (4 deep)  645 transistors  Spice simulation verified design  TSMC 0.18  m  ~50  m pixel  Epi-layer only 7  m  Talking to JAZZ (15  m epi-layer)  90 nm   m pixel  January, 2007  Completed Chronopixel design  2 buffers, with calibration  Deliverable – tape for foundry  This year  Fab 50  m Chronopixel array  Demonstrate performance  Then,  m pixel (45 nm tech.) Yale/Oregon/Sarnoff 563 Transistors (2 buffers +calibration)  50  m x 50  m

Jim Brau LCWS07, DESY May 31, Inner Tracking/Vertex Detection for the ILC Detector Requirements  Good angular coverage with many layers close to vertex  Excellent spacepoint precision ( < 4 microns )  Superb impact parameter resolution ( 5µm  10µm/(p sin 3/2  ) )  Transparency ( ~0.1% X 0 per layer )  Track reconstruction ( find tracks in VXD alone )  Sensitive to acceptable number of bunch crossings ( <150 = 45  sec)  EMI immunity  Power Constraint (< 100 Watts) ~

Jim Brau LCWS07, DESY May 31, Occupancy   Baseline occupancy 0.03 hit-clusters/mm 2 /bunch, but could be higher for some configurations of the ILC.   Ideal situation is to have a bunch-by-bunch time tag for each pixel:  For 20  m  20  m pixels the baseline gives an occupancy of 1.2  /bunch. n.b. from the point of view of occupancy, the pixels could be larger.  For 50  m  50  m pixels the occupancy is 7.5  /bunch.

Jim Brau LCWS07, DESY May 31, Readout Strategy   Buffer data during the 3000 bunches in a train and readout between bunch trains    For 50  m  50  m pixels 0.03 hit-clusters/mm 2 /bunch corresponds to a bunch-train occupancy of 22.5%.   Assume 4 buffers per pixel Poisson probability for getting 4 or more hits is 10 -4

Jim Brau LCWS07, DESY May 31, Simplified Chronopixel Schematic  Bunch number stored for up to 4 samples  Target 180 nm CMOS and 50  m x 50  m pixel for initial R&D  Funding limited  Voltage Vth is set via automatic calibration in each pixel

Jim Brau LCWS07, DESY May 31, Technology Roadmap  Pixel size will scale down as technology advances  180 nm -> 45 nm  50  m pixel -> 20  m or smaller pixel

Jim Brau LCWS07, DESY May 31, Completed Layout  Completed Layout of Sarnoff fits 2 buffers with 563 transistors into 50  m x 50  m for 180 nm technology  Detector sensitivity 10  V/e (eq. to 16 fF)  Detector noise 25 electrons 25 electrons  Comparator accuracy 0.2 mV rms (cal in each pixel)  Memory/pixel 2 x 14 ( will be 4 x 14)  Ready for 80 x 80 array submission  Designed for scalability eg. No caps in signal path

Jim Brau LCWS07, DESY May 31, Expected Signal and Efficiency One percent inefficiency Target:  15  m fully depleted Noise requirement for threshold = 4 * noise

Jim Brau LCWS07, DESY May 31, Ultimate Pixel Design  Small charge collection node for low capacitance  Deep p-well to direct electrons  Relatively deep depletion for efficient charge collection  Thickness and resistivity of p-epilayer critical  Detailed field simulations underway

Jim Brau LCWS07, DESY May 31, Simulation of Field Lines Calculations by Nick Sinev   3D simulations underway   Charge collection appears difficult   2D simulations not appropriate

Jim Brau LCWS07, DESY May 31, D Simulation of Field Lines Calculations by Nick Sinev 20 micr 10 Kohm +5.0 V -3.5 V 0.0 V -3.5 V 6.5x10 -7 A/cm 2 Epi thick. Si resistance Charge coll. V Deep p-well V Digital el. V Back plane V Total leak. cur.

Jim Brau LCWS07, DESY May 31, D Simulation of Field Lines Calculations by Nick Sinev Epi thick. Si resistance Charge coll. V Deep p-well V Digital el. V Back plane V Total leak. cur. 20 micr 10 Kohm +5.0 V -3.5 V 0.0 V -3.5 V 2.8x10 -7 A/cm 2

Jim Brau LCWS07, DESY May 31, Fabrication Roadmap   Epi-layer resistivity and the deep p-well limit foundry choices   Most cost effective procedure: – Prototype pixel circuit in TSMC 180nm process High yield well characterized process Lowest cost Functionality of pixel circuit can be tested with IR laser and Fe55 Lack of deep p-well limits sensitive area of pixel to 5% – Model TSMC pixel and final pixel using 2D and 3D simulations Model charge collection efficiency from MIPs as a function of position on the pixel for the deep p-well pixel Model charge collection efficiency of TSMC pixels for Fe55 to establish sensitivity

Jim Brau LCWS07, DESY May 31, Two Geometries Fabricate Pixels with two different geometries to allow for model tests: The two different configurations will check models of charge collection and verify that the electronics meets the specification. Simulating charge collection for each geometry Pixel A – Most charges collected via diffusion Pixel B – enhanced charge collection due to larger depletion region

Jim Brau LCWS07, DESY May 31, Noise   Almost all noise sources depend critically on pixel capacitance.   We expect total input capacitance to be about 16 fF.   Simplest electronics would be reset noise limited: ENC reset = sqrt(kT C tot ) / e ~50 electrons   To beat the reset noise a specially shaped “soft-reset” with feedback is used (reduces by a factor of 2)   Other sources of noise should be smaller

Jim Brau LCWS07, DESY May 31, Power    Sarnoff estimates analog power will be ~ 40  W  f/channel  or 16mW/cm 2 for f = 1/100 and 50  m  50  m pixels. This amounts to ~ 0.4 W/ladder. Peak current is ~ 16 A. (Including reset noise suppression has not increased power)   Assuming input FET and pixels capacitance scale by the same factor, the fundamental limit on current and power naively scales as C 4 tot = w 8, where w is the pixel width and power/ unit area scales as w 6 !   Actual power per channel will decline more slowly   Speed of digital electronics not critical. Can run at very low voltage (e.g. 1 Volt of less).   Expect power/area will at least stay constant as pixel and feature size are reduced.

Jim Brau LCWS07, DESY May 31, Data Rates   At baseline occupancy, we expect 250k hitsclusters/ ladder/train, 1.25 M hit-clusters/ladder/sec   Readout of chip at 50MHz gives factor of 40 safety margin for multiple hits and increased occupancy    Possible data structure (10  m pixels)   Readout 25 bits in parallel, serialize on optical fiber, 1.25Gbits/s fiber

Jim Brau LCWS07, DESY May 31, Plans Last summer-   Analog design - completed   Digital design of in-pixel circuit - completed   Digital design of readout - completed Near term plans as of last summer   Explore alternative pixel designs - now completed   Finish analog design and detailed pixel simulation - now completed   Layout circuit - now completed Medium term plan ( )    Fabricate 5mm  5mm prototype with 50  m  50  m pixels in 180nm CMOS (started)   Fabricate readout board (SLAC)   Test with laser in lab   Test with sources in lab   Simulated charge collection efficiency of TSMC prototype and ultimate device - in progress

Jim Brau LCWS07, DESY May 31, Chronopixel Summary   Chronopixel approach allows for low occupancy in an ILC vertex detector with time stamping by bunch   Prototype design in 180 nm CMOS allows for test with  50  m  50  m pixels    Expect to reach 20  m  20  m pixels or better in 45 nm CMOS   No fundamental barrier to operation at reasonable power can use thicker oxide for crucial analog transistors – can use thicker oxide for crucial analog transistors – High speed operation of SRAM memory not needed