VELO upgrade Front-end ECS LHCb upgrade electronics meeting 12 April 2012 Martin van Beuzekom on behalf of the VELO upgrade group Some thoughts, nothing.

Slides:



Advertisements
Similar presentations
E-link IP for FE ASICs VFAT3/GdSP ASIC design meeting 19/07/2011.
Advertisements

ESODAC Study for a new ESO Detector Array Controller.
28 August 2002Paul Dauncey1 Readout electronics for the CALICE ECAL and tile HCAL Paul Dauncey Imperial College, University of London, UK For the CALICE-UK.
The LHCb Inner Tracker LHCb: is a single-arm forward spectrometer dedicated to B-physics acceptance: (250)mrad: The Outer Tracker: covers the large.
GEM Design Plans Jason Gilmore TAMU Workshop 1 Oct
VELO upgrade electronics – HYBRIDS Tony Smith University of Liverpool.
Infrastructure for LHCb Upgrade workshop – MUON detector Infrastructure for LHCB Upgrade workshop: MUON power, electronics, cable Muon upgrade in a nutshell.
Laboratoire de l’Accélérateur Linéaire (IN2P3-CNRS) Orsay, France Calorimeter upgrade meeting Olivier Duarte Upgrade calo FE review Comments : Digital.
Readout of DC coupled double sided sensors with CBMXYTER: Some first thoughts Peter Fischer, Heidelberg University.
Recent RD50 studies have shown that silicon irradiated at these levels still delivers a signal of ~ 8ke - / MIP LHCb upgrade rationale. After collecting.
Calorimeter upgrade meeting - Wednesday, 11 December 2013 LHCb Calorimeter Upgrade : CROC board architecture overview ECAL-HCAL font-end crate  Short.
VELO Upgrade Critical Issues Two step upgrade with installation around 2013/2017 Implies a detector which can sustain 5/20/120 fb -1 Very tight schedule.
Tray Factory Considerations Jean-Francois Genat UC LAPD Collaboration Meeting, June th 2010, Argonne. 1.
Stefano russo Universita’ di Napoli Federico II & INFN Km3Net meeting Pylos 16–19/4/2007 The NEMO DAQ electronics: Actual characteristics and new features.
11/01/2006Wilco Vink / Martin van Beuzekom / L. Wiggers L0 ECS Workshop Pile-Up System.
M. Lo Vetere 1,2, S. Minutoli 1, E. Robutti 1 1 I.N.F.N Genova, via Dodecaneso, GENOVA (Italy); 2 University of GENOVA (Italy) The TOTEM T1.
Design & test of SciFi FEB
CERN Real Time conference, Montreal May 18 – 23, 2003 Richard Jacobsson 1 Driving the LHCb Front-End Readout TFC Team: Arek Chlopik, IPJ, Poland Zbigniew.
LNL 1 SLOW CONTROLS FOR CMS DRIFT TUBE CHAMBERS M. Bellato, L. Castellani INFN Sezione di Padova.
Pixel hybrid status & issues Outline Pixel hybrid overview ALICE1 readout chip Readout options at PHENIX Other issues Plans and activities K. Tanida (RIKEN)
1 Outer Tracker Front-End Layout Distribution of Signals and Bias NIKHEF/HeidelbergOctober 2002.
Muon Electronics Upgrade Present architecture Remarks Present scenario Alternative scenario 1 The Muon Group.
CMS HL-LHC EM Calorimeter Upgrade M. Hansen, CERN.
1 VeLo L1 Read Out Guido Haefeli VeLo Comprehensive Review 27/28 January 2003.
2 Silicon pixel part Done and to be written Written! Under way To be done Introduction 1.Hybrid Pixel Assembly Concept 2.Silicon sensor 1.First thinned.
A. Ranieri / RPC-CMS Pre-loaded profile Synchronization & Control Board (SCB) The RPC electronics will consist of the FE board plus the Synchronization.
Mar. 18, 2009 HAPD ASIC Status Super KEKB Meeting 1 S.Nishida (KEK) S. Nishida HAPD ASIC Status Super KEKB Meeting Mar. 18, 2009 KEK.
L0 Workshop 17/10/2007 Wilco Vink / Martin van Beuzekom Leo Wiggers / Sander Mos 1 Commissioning/Status Pile-Up System.
GBT SCA overview Slide 1-5 Work status Slide 6-10 Shuaib Ahmad Khan.
P. Aspell CERN April 2011 CMS MPGD Upgrade …. Electronics 2 1.
VeloPix ASIC 7 November 2013 Xavi Llopart, Tuomas Poikela, Massimiliano De Gaspari, Ken Wyllie, Jan Buytaert, Michael Campbell, Vladimir Gromov, Vladimir.
STGC Front end boards sTGC Front end boards NSW Electronics workshop November 2013 L. Levinson Weizmann Institute NSW Electronics workshop, November 20131L.
CALO DCS upgrade A. Konoplyannikov, M. Soldatov, A. Ostankov, Yu. Guz (IHEP, Protvino) V. Kudryavtsev (BINP, Novosibirsk)
Clara Gaspar, December 2012 Experiment Control System & Electronics Upgrade.
A Super-TFC for a Super-LHCb (II) 1. S-TFC on xTCA – Mapping TFC on Marseille hardware 2. ECS+TFC relay in FE Interface 3. Protocol and commands for FE/BE.
Peter LICHARD CERN (NA62)1 NA62 Straw tracker electronics Study of different readout schemes Readout electronics frontend backend Plans.
18/09/2006Wilco Vink / Martin van Beuzekom / Leo Wiggers L0 Workshop Pile-Up System.
Integration and commissioning of the Pile-Up VETO.
Could we abandon the HW LLT option and save money (and allow possible further improvements to the upgraded muon system)? Alessandro Cardini of behalf of.
Clara Gaspar on behalf of the ECS team: CERN, Marseille, etc. October 2015 Experiment Control System & Electronics Upgrade.
EOS and type I Prototype Service Modules Mike Dawson (Oxford), Rob Gabrielczyk (RAL), John Noviss (RAL) 19 th January 2015 ATLAS Upgrade Activities, Oxford.
Ken Wyllie, CERN Tracker ASIC, 5th July Overview of LHCb Upgrade Electronics Thanks for the invitation to Krakow!
High speed signal transmission Jan Buytaert. Topics Electrical standards: CML,LVDS, SLVS Equalization. Testbench of a readout slice. Vacuum feed-throughs.
The Data Handling Hybrid Igor Konorov TUM Physics Department E18.
2 March 2012Mauro Citterio - SVT Phone meeting1 Peripheral Electronics Some updates Mauro Citterio INFN Milano.
Martin van Beuzekom, Jan Buytaert, Lars Eklund Opto & Power Board (OPB) Summary of the functionality of the opto & power board.
LHCb Outer Tracker Upgrade Actel FPGA based Architecture 117 januari 2013 Outline ◦ Front end box Architecture ◦ Actel TDC ◦ Data GBT interface ◦ Data.
Current STS Readout Concept 1 FEB 8 STS-XYTER Electrical Interface SLVS/LVDS pairs/FEB ROB GBTx / VL Optical Interface 4 MM fibers /ROB DPB.
GGT-Electronics System design Alexander Kluge CERN-PH/ED April 3, 2006.
23 April, 2008Gabriele Giovanetti – INFN - LNS1 New electronics architecture in NEMO – phase 2. Gabriele Giovanetti – INFN – LNS NEMO Phase 1: 4 floor.
LHCb Outer Tracker Electronics 40MHz Upgrade
of the Upgraded LHCb Readout System
TT Upgrade Power Review
Markus Friedl (HEPHY Vienna)
Control of ASICs via GBTx
The Data Handling Hybrid
UT Optical Connections
Constructional requirements from ITk-Strips
Strawman module design
NSW Electronics workshop, November 2013
On Behalf of the GBT Project Collaboration
Front-end electronic system for large area photomultipliers readout
A Low-Power High-Speed Serializer for the LHCb Pixel Detector
Phase shifter design for Macro Pixel ASIC
VELO readout On detector electronics Off detector electronics to DAQ
LHCb PileUp VETO L0 trigger system using large FPGAs (M
PID meeting Mechanical implementation Electronics architecture
TPC Electronics Meeting, 13/01/05 Carmen González Gutiérrez
SVT detector electronics
The LHCb Front-end Electronics System Status and Future Development
Presentation transcript:

VELO upgrade Front-end ECS LHCb upgrade electronics meeting 12 April 2012 Martin van Beuzekom on behalf of the VELO upgrade group Some thoughts, nothing definite yet

2 VELO upgrade options: Strips and Pixels  Front-end chips are being designed for both a strip and pixel options  We have stations depending on option  1 station = 2 modules, on both sides of beam  Strips: double sided module: 20 FE chips per side (R/Phi) 2 halves * 21 stations * 2 sides (R/Phi) * 20 chips = 1680 chips, 128 channels each  Pixels: “single” sided module: 12 FE chips 2 halves * 26 stations * 12 chips = 624 chips, 65k pixels each  In the following I will show the pixel option because it is more demanding in terms of configuration data 40M pixels versus 256k strips because I know it better VELO upgrade ECS, April 12, 2012Martin van Beuzekom2

Pixel module  12 readout ASICs: VELOpix 4 sensor modules (units), 3 chips each  Readout + ECS ‘tape’ either per ASIC, or per 3 ASICS?  Up to 12.2 Gbit/s data from hottest chip -> equivalent to 4*GBT Tx VELO upgrade ECS, April 12, 2012Martin van Beuzekom3

Where thing are / hopefully will be VELO upgrade ECS, April 12, 2012Martin van Beuzekom4 repeater boards hybrid control +temp. boards D3 balcony LV + HV DAQ ECS (specs/can) TFC 15 meter copper 1 meter copper new ‘repeater’ boards hybrid D3 LV + HV DAQ TFC + ECS via GBT <1 meter copper Current scheme Upgrade scheme where to put the GBTs, and how many vacuumair

Where things are (II)  Electrical Optical conversion always outside of vacuum tank  Where to put the ECS/TFC GBTs, in vacuum or outside ?  How many ECS/TFC GBTs do we need  Non negligible amount of radiation On flange: 1 Mrad/ 10 years (t.b.c.) in vacuum: up to 100 Mrad (strongly depends on position)  Power dissipation in vacuum should be minimized  But number of electrical connections (feedthroughs) also  Seems attractive to move the ECS/TFC GBT to the hybrids (vacuum)  ‘Repeater’ board houses all others functions Electrical optical (for ECS/TFC GBT and for DAQ) LV regulators + sensing/monitoring Temperature sensing FPGA for glue-logic? radiation? do we need it? VELO upgrade ECS, April 12, 2012Martin van Beuzekom5

option1: GBT+SCA outside vacuum tank + 1 ECS/TFC GBT for 6 VELOpix chips -> 104 ECS/TFC GBT for whole VELO + Less power dissipation in vacuum + Accessible + All monitoring functions in one place via SCA - Need low jitter clock transmission for high speed serial links in VELOpix - Need many signals on kapton tape (20-25 per 6 VELOpix chips) VELO upgrade ECS, April 12, 2012Martin van Beuzekom6 e/o hybrid new ‘repeater’ < 1 m. copper SCA GBT 20-25

Option 2: GBT+SCA on hybrid  Electrical -> Optical conversion on air side  Copper link at 4.8 Gbit/s to GBT chip vacuum tank first tests give very good results  1 GBT for 3 VELOpix chips (maybe 6) individual clock per VELOpix available (low jitter) common TFC signals configuration via GBT e-link (being discussed) SCA for monitoring of voltage, temperature etc.  Requires extra power in vacuum: VELOpix = 6x(2-3)W, GBT+SCA= 2W?  Additional ECS GBT needed for monitoring temp, power on ‘repeater’ ~10% extra GBTs VELO upgrade ECS, April 12, 2012Martin van Beuzekom7 SCA GBT e/o hybrid new ‘repeater’ < 1 m. copper

Issues that need further study  Configuration speed Assume ~1 Mbit of configuration data per ASIC -> ~600 Mbit for the whole VELO Detailed study of data flow (# of GBT masters etc.) to be done  Configuration protocol SPI-like, I2C ? trade-off: speed vs complexity  How to handle the chip calibration (threshold equalization) requires (long) sequence of set mask scan threshold and take data Will take almost forever with standard PVSS stepping mechanism -> Add specific features to VELOpix to speed up this process VELO upgrade ECS, April 12, 2012Martin van Beuzekom8

BACK-UP SLIDES VELO upgrade ECS, April 12, 2012Martin van Beuzekom9

VELOpix scratch-page  Signals: Clock, low jitter Reset, Bcreset (T0), Testpulse Enable slow control: SC-data-in, SC-data-out 4 DAQ links at >3.2 Gbit/s effectively 8 links at lower speed? extra TFC inputs? analog output?  Use the simple (robust) SC interface proposed for the TPX3? can be controlled directly from GBT requires uninterrupted stream of ~ k bits in ‘one shot’ VELO upgrade ECS, April 12, 2012Martin van Beuzekom10