Computer Engineering IntroLab1 page 1 Beginners explanation on how a processor works! The labs will teach you the truth.

Slides:

Advertisements

Similar presentations

Introduction to SPIM Simulator. 2 SPIM Simulator SPIM is a software simulator that runs programs written for MIPS R2000/R3000 processors SPIM ’ s name.

Advertisements

Goal: Write Programs in Assembly

Review of the MIPS Instruction Set Architecture. RISC Instruction Set Basics All operations on data apply to data in registers and typically change the.

The University of Adelaide, School of Computer Science

Introduction to SPIM Simulator

CML CML CS 230: Computer Organization and Assembly Language Aviral Shrivastava Department of Computer Science and Engineering School of Computing and Informatics.

©UCB CS 161 Lecture 4 Prof. L.N. Bhuyan

1 Procedure Calls, Linking & Launching Applications Lecture 15 Digital Design and Computer Architecture Harris & Harris Morgan Kaufmann / Elsevier, 2007.

ECE 232 L6.Assemb.1 Adapted from Patterson 97 ©UCBCopyright 1998 Morgan Kaufmann Publishers ECE 232 Hardware Organization and Design Lecture 6 MIPS Assembly.

ECE 15B Computer Organization Spring 2010 Dmitri Strukov Lecture 5: Data Transfer Instructions / Control Flow Instructions Partially adapted from Computer.

B1010 Assembly ENGR xD52 Eric VanWyk Fall Today Context of Assembly Your First Assembly Programs.

Fall EE 333 Lillevik 333f06-l4 University of Portland School of Engineering Computer Organization Lecture 4 Assembly language programming ALU and.

Instruction Set Architecture Classification According to the type of internal storage in a processor the basic types are Stack Accumulator General Purpose.

Computer Architecture CSCE 350

CPS3340 COMPUTER ARCHITECTURE Fall Semester, /17/2013 Lecture 12: Procedures Instructor: Ashraf Yaseen DEPARTMENT OF MATH & COMPUTER SCIENCE CENTRAL.

CS1104 – Computer Organization PART 2: Computer Architecture Lecture 4 Assembly Language Programming 2.

The University of Adelaide, School of Computer Science

Procedure call frame: Hold values passed to a procedure as arguments

EECE476: Computer Architecture Lectures 1, 2: Instruction Set Architecture Chapters 1, 2 The University of British ColumbiaEECE 476© 2005 Guy Lemieux.

ECE 232 L7.Simul.1 Adapted from Patterson 97 ©UCBCopyright 1998 Morgan Kaufmann Publishers ECE 232 Hardware Organization and Design Lecture 7 MIPS Assembly.

ENEE350 Spring07 1 Ankur Srivastava University of Maryland, College Park Adapted from Computer Organization and Design, Patterson & Hennessy, © 2005.”

331 W02.1Spring 05 Announcements  HW1 is due on this Friday  Appendix A (on CD) is very helpful to HW1.

1 CSE SUNY New Paltz Chapter 3 Machine Language Instructions.

S. Barua – CPSC 440 CHAPTER 2 INSTRUCTIONS: LANGUAGE OF THE COMPUTER Goals – To get familiar with.

RISC Concepts, MIPS ISA and the Mini–MIPS project

331 W02.1Fall 2003 Announcements  HW1 is due on this Friday (Sept 12 th )  Appendix A is very helpful to HW1. Check out system calls on Page A-48. 

7/13/20151 Topic 3: Run-Time Environment Memory Model Activation Record Call Convention Storage Allocation Runtime Stack and Heap Garbage Collection.

331 Practice Exam.1Fall 2003 Naming Conventions for Registers 0$zero constant 0 (Hdware) 1$atreserved for assembler 2$v0expression evaluation & 3$v1function.

Computer Organization and Architecture (AT70.01) Comp. Sc. and Inf. Mgmt. Asian Institute of Technology Instructor: Dr. Sumanta Guha Slide Sources: Patterson.

Some material taken from Assembly Language for x86 Processors by Kip Irvine © Pearson Education, 2010 Slides revised 2/2/2014 by Patrick Kelley.

Memory/Storage Architecture Lab Computer Architecture MIPS Instruction Set Architecture ( Supporting Procedures )

Topic IIa Instruction Set Architecture and MIPS

CSE331 W02.1Irwin Fall 2001 PSU Computer Architecture Discussion Lecture # 2 MIPS Programming.

Lecture 4: MIPS Subroutines and x86 Architecture Professor Mike Schulte Computer Architecture ECE 201.

1 CS/EE 362 Hardware Fundamentals Lecture 10 (Chapter 3: Hennessy and Patterson) Winter Quarter 1998 Chris Myers.

Instruction Set Architecture 國立清華大學資訊工程學系黃婷婷教授. Outline  Instruction set architecture (Using MIPS as an Example) (Sec 2.1)  Operands Register operands.

Lecture 15: 10/24/2002CS170 Fall CS170 Computer Organization and Architecture I Ayman Abdel-Hamid Department of Computer Science Old Dominion University.

Computer Organization CS224 Fall 2012 Lessons 9 and 10.

1 Computer Architecture COSC 3430 Lecture 3: Instructions.

R3000/001 Assembly Programming using MIPS R3000 CPU R3000 CPU Chip Manufactured by IDT What is MIPS R3000 Processor? A 32-bit RISC CPU developed by MIPS.

1 Branches and Procedure Calls Lecture 14 Digital Design and Computer Architecture Harris & Harris Morgan Kaufmann / Elsevier, 2007.

April 23, 2001Systems Architecture I1 Systems Architecture I (CS ) Lecture 9: Assemblers, Linkers, and Loaders * Jeremy R. Johnson Mon. April 23,

MicroComputer Engineering IntroLab1 page 1 Introduction Lab1  A crash course in assembler programming  Learn how a processor works!  Decode a coded.

Computer Architecture CSE 3322 Lecture 4 crystal.uta.edu/~jpatters/cse3322 Assignments due 9/15: 3.7, 3.9, 3.11.

Computer Architecture CSE 3322 Lecture 3 Assignment: 2.4.1, 2.4.4, 2.6.1, , Due 2/3/09 Read 2.8.

Computer Architecture CSE 3322 Lecture 4 Assignment: 2.4.1, 2.4.4, 2.6.1, , Due 2/10/09

Chapter 2 — Instructions: Language of the Computer — 1 Conditional Operations Branch to a labeled instruction if a condition is true – Otherwise, continue.

1 CS/COE0447 Computer Organization & Assembly Language Chapter 2 Part 3.

Comp Sci MIPS machine 1 Ch. 3 MIPS RISC Machine.

MicroComputer Engineering BranchProcCall page Addiu$t1 $r0 3 Addiu$t1 $t1 5 Addiu$t1 $t1 7 Example.

Adapted from Computer Organization and Design, Patterson & Hennessy, UCB ECE232: Hardware Organization and Design Part 8: MIPS Procedures and Recursion.

© G. Drew Kessler and William M. Pottenger1 Subroutines, Part 2 CSE 262, Spring 2003.

Lecture 2: Instruction Set Architecture part 1 (Introduction) Mehran Rezaei.

1 CS/COE0447 Computer Organization & Assembly Language Chapter 2 Part 3.

MIPS Lab CMPE 142 – Operating Systems. MIPS Simulator First Time Startup Setting Options.

Ch2a- 2 EE/CS/CPE Computer Organization  Seattle Pacific University Taking orders A computer does what you tell it to do Not necessarily what.

1 ECE3055 Computer Architecture and Operating Systems Lecture 3 MIPS ISA Prof. Hsien-Hsin Sean Lee School of Electrical and Computer Engineering Georgia.

CS35101 Computer Architecture Spring 2006 Week 2.

Computer Science 210 Computer Organization

RISC Concepts, MIPS ISA Logic Design Tutorial 8.

Assembly Programming using MIPS R3000 CPU

The University of Adelaide, School of Computer Science

Instructions - Type and Format

Application Binary Interface (ABI)

Computer Science 210 Computer Organization

ECE232: Hardware Organization and Design

Computer Instructions

The branch instruction

Assembly Programming using MIPS R3000 CPU

Introduction Lab1 A crash course in assembler programming

Presentation transcript:

Computer Engineering IntroLab1 page 1 Beginners explanation on how a processor works! The labs will teach you the truth.

Computer Engineering IntroLab1 page 2 Lab 1 Procedure calls. Byte and word array indexing, pointers. Conditional branch instructions. Simple loops. Reading/ writing from/to data memory.

Computer Engineering IntroLab1 page 3 Branch instruction (part of) Beqrs rt label Bners rt label Together with Slt-instruction and $0 enough for first lab.

Computer Engineering IntroLab1 page 4 Register conventions (fig A9) Reg. nameNrUsage zero 0Constant 0 at1Reserved for assembler v0 - v12-3Expr. evaluation, function results a0 - a34-7Argument 1-4 t0 - t78-15Temporary (not saved) s0 - s716-23Saved Temporary t8 - t924-25Temporary (not saved) k0 - k126-27Reserved for OS kernel gp28Pointer to global area sp29Stack pointer fp30Frame pointer ra31Return address

Computer Engineering IntroLab1 page 5 Lab 1 register usage Use only $sx $tx $r0(=$0)

Computer Engineering IntroLab1 page 6 Lab 1 - How to represent characters? Use the ASCII-code Complete table at WWW