Xiang Zhou xz2266 Hao Zheng hz2256 Ran Zheng rz2228 Younggyun Cho yc2704 Touch Pong.

Slides:



Advertisements
Similar presentations
Computer Skills Jeopardy Hardware/Software
Advertisements

Verilog Overview. University of Jordan Computer Engineering Department CPE 439: Computer Design Lab.
Sumitha Ajith Saicharan Bandarupalli Mahesh Borgaonkar.
ICS103 Programming in C Lecture 1: Overview of Computers & Programming
Lecture 1: Overview of Computers & Programming
Motion Tracking Recorder 360 (MTR-360) Group #1 Lee Estep Philip Robertson Andy Schiestl Robert Tate.
Motion Tracking Recorder 360 (MTR-360) Group #1 Lee Estep Philip Robertson Andy Schiestl Robert Tate.
Term Project Overview Yong Wang. Introduction Goal –familiarize with the design and implementation of a simple pipelined RISC processor What to do –Build.
1 Lecture 1  Getting ready to program  Hardware Model  Software Model  Programming Languages  The C Language  Software Engineering  Programming.
Chapter 4 Processor Technology and Architecture. Chapter goals Describe CPU instruction and execution cycles Explain how primitive CPU instructions are.
OUTLINE WHAT ? HOW ? WHY ? BLUEPOST Poster and Message Content Specified by the User Displaying the Poster Content on a Monitor Sending Messages to.
Chapter 1 Data Storage. 2 Chapter 1: Data Storage 1.1 Bits and Their Storage 1.2 Main Memory 1.3 Mass Storage 1.4 Representing Information as Bit Patterns.
Chapter 4: The Building Blocks: Binary Numbers, Boolean Logic, and Gates Invitation to Computer Science, C++ Version, Fourth Edition.
How pictures are stored in computers. While it is useful to know how to use picture editing software, Computer Scientists should understand how pictures.
CP1610: Introduction to Computer Components
WormCraft Tianyi Zhang tz2210 Ning Li nl2447 Yuxuan Zhang yz2580 Ziwei Zhang zz2282.
Read Only Memory (ROM) Number of words Size of word A block diagram of a ROM consisting of k inputs and n outputs is shown below. The inputs provide the.
Shell and Flashing Images Commands and upgrades. RS-232 Driver chip – ST3232C Driver chip is ST3232C Provides electrical interface between UART port and.
Lab 2: Capturing and Displaying Digital Image
Game Design Creating a game called PING Phase 3: Steps for building basic game.
LOGIKAI TERVEZÉS HARDVERLEÍRÓ NYELVEN
Graphic images for computers Stored in files of binary data - Binary blobs Software has to know the binary format to decode the file and render an image.
Live Action First Person Shooter Game Patrick Judd Ian Katsuno Bao Le.
By Danny Matthews Supervised by Dr Des Watson. “ A very precise form of simulation which enables one type of computer to operate as if it were a different.
 Project overview  Project-specific success criteria  Block diagram  Component selection rationale  Packaging design  Schematic and theory of operation.
MATSEC Past Papers May 2010 Paper 1 Paper 2A. What is the difference between each of the following pairs of items? Syntax Error Caused by forgetting certain.
Number Systems ELEC 311 Digital Logic and Circuits Dr. Ron Hayne Images Courtesy of Cengage Learning.
CADCAM HARDWARE.  The computing system in operation can be compared to a human being in terms of its operating characteristics.
NIOS II Ethernet Communication Final Presentation
6.375 Final Presentation Jeff Simpson, Jingwen Ouyang, Kyle Fritz FPGA Implementation of Whirlpool and FSB Hash Algorithms.
Computers Are Your Future Chapter 1 Slide 1 Introduction to the Computers & Internet Chapter 1 Concepts of Information Technology IT.
CS 111 – Sept. 15 Chapter 2 – Manipulating data by performing instructions “What is going on in the CPU?” Commitment: –Please read through section 2.3.
Sources of Cisco IOS Honolulu Community College Cisco Academy Training Center Semester 2 Version 2.1.
PROJECT - ZYNQ Yakir Peretz Idan Homri Semester - winter 2014 Duration - one semester.
ECE 448: Lab 4 VGA Display Mini-Pacman. Flexibility in the Second Part of the Semester Lab 4: VGA display (2 weeks) – 8 points Lab 5: Computer Graphics.
The Saigon CTT Semester 1 CHAPTER 6 Le Chi Trung.
Scratch pong challenge Pong is a classic 1970s video game  Open the pongv1.sb2 file in Scratch  Click the.
Project Final Semester A Presentation Implementing a compressor in software and decompression in hardware Presents by - Schreiber Beeri Yavich Alon Guided.
Computer Engineering 4OI4 Project Proposal James Gurunlian Clarence Ngai
 Lecture 2 Processor Organization  Control needs to have the  Ability to fetch instructions from memory  Logic and means to control instruction sequencing.
Marwan Al-Namari 1 Digital Representations. Bits and Bytes Devices can only be in one of two states 0 or 1, yes or no, on or off, … Bit: a unit of data.
Chapter 1 : Overview of Computer and Programming By Suraya Alias
Part A Final Dor Obstbaum Kami Elbaz Advisor: Moshe Porian August 2012 FPGA S ETTING U SING F LASH.
 Seattle Pacific University EE Logic System DesignAlteraBoard-2 Altera Cyclone II (484 Pin BGA) 22 Pins.
ECE 448: Lab 4 VGA Display The Frogger. Flexibility in the Second Part of the Semester Lab 4: VGA display (2 weeks) – 8 points Lab 5: Computer Graphics.
COMP135/COMP535 Digital Multimedia, 2nd edition Nigel Chapman & Jenny Chapman Chapter 2 Lecture 2 – Digital Representations.
Proposal for an Open Source Flash Failure Analysis Platform (FLAP) By Michael Tomer, Cory Shirts, SzeHsiang Harper, Jake Johns
MICROPROGRAMMED CONTROL
Teaching Digital Logic courses with Altera Technology
Critical Design Review University of Utah Engineering Clinic December 8,2009.
CDA 4253 FPGA System Design Final Project Hao Zheng Comp Sci & Eng U of South Florida 1.
Done by: Chelsea Bryan Friday, October 10,2014.   The BIOS (aka) Basic input/output system, is a built in software that determines what's a computer.
ECE 448: Lab 4 VGA Display Snake Game. Flexibility in the Second Part of the Semester Lab 4: VGA display (2 weeks) – 8 points Lab 5: Computer Graphics.
Computer Basics Just How Does a Computer Work?
Doc.: IEEE /0022r0 Submission January 2007 Wu Yu-Chun, Huawei HisiSlide 1 Enhanced Beacon Sync Frame for the IEEE P Wireless RANs.
Some of the utilities associated with the development of programs. These program development tools allow users to write and construct programs that the.
Lab 4 HW/SW Compression and Decompression of Captured Image
ATLAS Pre-Production ROD Status SCT Version
SLC/VER1.0/OS CONCEPTS/OCT'99
Backprojection Project Update January 2002
Everything is a number Everything in a computer memory and on storages is a number. Number  Number Characters  Number by ASCII code Sounds  Number.
Overview of Computers and Programming Chapter 1
System Programming and administration
ICS103 Programming in C Lecture 1: Overview of Computers & Programming
Alpha Blending and Smoothing
Main Memory Background Swapping Contiguous Allocation Paging
Instruction encoding We’ve already seen some important aspects of processor design. A datapath contains an ALU, registers and memory. Programmers and compilers.
Embedded System Development Lecture 13 4/11/2007
MARIE: An Introduction to a Simple Computer
Computer components.
Presentation transcript:

Xiang Zhou xz2266 Hao Zheng hz2256 Ran Zheng rz2228 Younggyun Cho yc2704 Touch Pong

Achievement

1. First part of design is the communication between touch panel and DE2 board 2. The second part is designing verilog code 3. The final part is designing the game logic and develop C code Design

Basic frame of the communication

Schematic of the system

Hardware

Loading background into the Flash We use flash to store background. We can download the picture from flash to SDRAM.

Hardware Generate mif file A memory Initialization File (.mif) is an ASCII text file (with the extension.mif) that specifies the initial content of a memory block (CAM, RAM, or ROM), that is, the initial values for each address. This file is used during Quartus project compilation and simulation. The MIF file serves as an input file for memory initialization in the Quartus compiler and simulator. You can also use a Hexadecimal Intel- Format File (.hex) to provide memory initialization data. Img=imread('PINGPONG.BMP'); BW = Img; R=BW(:,:,1);

The first thing code should do is to get the coordinates of both the ball and the rackets. Already do the signal transformation in the Verilog part, we can just use the coordinates of x_ y_pingpong and ltm_y_x. But the format of these coordinates which is 20 bits long with the x and y combined together is different from the nomal coordinates.

We decide which one is for the left rackets, which one is for right by change rules that racket can't move until the ball and the touch point reach the corresponding side. By setting the movement step and the direction of the ball, and then adding then to the previous position, we can get the instant position of the ball.

We need to transmit the controlled data from the nios system to the LCD_Timing_Controller: IOWR_ALTERA_AVALON_PIO_DATA(PIO_LED_BASE, score); IOWR_ALTERA_AVALON_PIO_DATA(PIO_PINGPONG_BASE, x_y_pingpong); IOWR_ALTERA_AVALON_PIO_DATA(PIO_LEFT_BASE, left_y_x); IOWR_ALTERA_AVALON_PIO_DATA(PIO_RIGHT_BASE, right_y_x);

Ran Zheng: drafted original proposal; researched guide book and helped with whole system construction. Hao Zheng: developed all aspects of hardware (modified Verilog code); built NIOS system and set up interruption; contributed to presentation slides and final report. Xiang Zhou: developed algorithm; wrote software for control of game. Write part of the final report. Helped set hardware. Younggyun Cho: helped write game logic; researched and initially implemented displaying image using ROM; loaded background into the DE2 Flash; Detected and fixed bugs; contributed to final report.