9/15/09 - L7 Two Level Circuit Optimization Copyright 2009 - Joanne DeGroat, ECE, OSU1 Two Level Circuit Optimiztion An easier way to generate a minimal.

Slides:



Advertisements
Similar presentations
Optimization, terms and don’t cares
Advertisements

L9 – State Assignment and gate implementation. States Assignment  Rules for State Assignment  Application of rule  Gate Implementation  Ref: text.
Prof. Sin-Min Lee Department of Computer Science
Boolean Algebra and Reduction Techniques
ECE 3110: Introduction to Digital Systems Simplifying Sum of Products using Karnaugh Maps.
ITEC 352 Lecture 4 Boolean logic / Karnaugh Maps.
9/15/09 - L14 Functional BlocksCopyright Joanne DeGroat, ECE, OSU1 Combinational Functional Blocks & Rudimentary Logic functions.
Combinational Logic Design
Boolean Algebra and Combinational Logic
ECE 301 – Digital Electronics Karnaugh Maps (Lecture #7) The slides included herein were taken from the materials accompanying Fundamentals of Logic Design,
ECE 331 – Digital System Design
1 Homework Reading –Tokheim, Section 5-1, 5-2, 5-3, 5-7, 5-8 Machine Projects –Continue on MP4 Labs –Continue labs with your assigned section.
CHAPTER 3 Digital Logic Structures
Digital Fundamentals Floyd Chapter 4 Tenth Edition
Contemporary Logic Design Two-Level Logic © R.H. Katz Transparency No. 4-1 Chapter #2: Two-Level Combinational Logic Section 2.3, Switches and Tools.
EET 1131 Unit 5 Boolean Algebra and Reduction Techniques
Computer Engineering (Logic Circuits) (Karnaugh Map)
ECE 331 – Digital System Design Karnaugh Maps and Determining a Minimal Cover (Lecture #7) The slides included herein were taken from the materials accompanying.
9/15/09 - L22 Sequential Circuit Design Copyright Joanne DeGroat, ECE, OSU1 Sequential Circuit Design Creating a sequential circuit to address a.
Digital Fundamentals with PLD Programming Floyd Chapter 4
Boolean Algebra and Logic Simplification
9/15/09 - L5 Boolean AlgebraCopyright Joanne DeGroat, ECE, OSU1 Boolean Algebra.
KU College of Engineering Elec 204: Digital Systems Design
9/15/09 - L6 Standard FormsCopyright Joanne DeGroat, ECE, OSU1 Standard Forms.
Boolean Algebra and Digital Circuits
Chapter 3 Simplification of Switching Functions. Simplification Goals Goal -- minimize the cost of realizing a switching function Cost measures and other.
Department of Computer Engineering
9/15/09 - L27 CountersCopyright Joanne DeGroat, ECE, OSU1 Final Exam Review Exam Time: MONDAY o dark 30 7:30AM this room.
Chapter 10 (Part 2): Boolean Algebra  Logic Gates (10.3) (cont.)  Minimization of Circuits (10.4)
1 Digital Logic Design Week 5 Simplifying logic expressions.
Module 9.  Digital logic circuits can be categorized based on the nature of their inputs either: Combinational logic circuit It consists of logic gates.
Charles Kime & Thomas Kaminski © 2008 Pearson Education, Inc. Circuit Optimization Logic and Computer Design Fundamentals.
9/15/09 - L15 Decoders, Multiplexers Copyright Joanne DeGroat, ECE, OSU1 Decoders and Multiplexer Circuits.
Chapter 3 Gate-Level Minimization
ECE 2110: Introduction to Digital Systems PoS minimization Don’t care conditions.
Digital Systems: Combinational Logic Circuits Wen-Hung Liao, Ph.D.
9/15/09 - L4 Combinational Logic - Gates Copyright Joanne DeGroat, ECE, OSU1 Combinational Logic Circuits – Gates.
Chapter 5 Boolean Algebra and Reduction Techniques 1.
ECE 3110: Introduction to Digital Systems Symplifying Products of sums using Karnaugh Maps.
Computer Engineering (Logic Circuits) (Karnaugh Map)
Chapter3: Gate-Level Minimization Part 1 Origionally By Reham S. Al-Majed Imam Muhammad Bin Saud University.
CHAPTER 3: PRINCIPLES OF COMBINATIONAL LOGIC
Lecture 4 Nand, Nor Gates, CS147 Circuit Minimization and
Simplification of switching functions Simplify – why? –Switching functions map to switching circuits –Simpler function  simpler circuit –Reduce hardware.
9/15/09 - L24 Other FF TypesCopyright Joanne DeGroat, ECE, OSU1 Other FF Types.
9/15/09 - L15 Decoders, Multiplexers Copyright Joanne DeGroat, ECE, OSU1 Decoders and Multiplexer Circuits.
ENGIN112 L6: More Boolean Algebra September 15, 2003 ENGIN 112 Intro to Electrical and Computer Engineering Lecture 6 More Boolean Algebra A B.
Boolean Algebra and Reduction Techniques
ECE 3110: Introduction to Digital Systems Chapter #4 Review.
Floyd, Digital Fundamentals, 10 th ed Digital Fundamentals Tenth Edition Floyd Chapter 4 © 2008 Pearson Education.
Sum-of-Products (SOP)
1 Homework Reading –Tokheim, Section 5-1, 5-2, 5-3, 5-7, 5-8 Machine Projects –Continue on MP4 Labs –Continue labs with your assigned section.
DKT 122/3 - DIGITAL SYSTEM I Chapter 4A:Boolean Algebra and Logic Simplification) Mohd ridzuan mohd nor
Karnaugh Maps (K-Maps)
Announcements Project components starting to arrive No assignment due this week – assignment 7 will be posted on Thursday. Final exam date. Let’s leave.
THE K-MAP.
C.S.Choy39 TERMINOLOGY Minterm –product term containing all input variables of a function in either true or complementary form Maxterm – sum term containing.
EE2420 – Digital Logic Summer II 2013 Hassan Salamy Ingram School of Engineering Texas State University Set 5: Karnaugh Maps.
Digital Logic (Karnaugh Map). Karnaugh Maps Karnaugh maps (K-maps) are graphical representations of boolean functions. One map cell corresponds to a row.
Karnaugh Maps (K maps).
Chapter 4 OPTIMIZED IMPLEMENTATION OF LOGIC FUNCTIONS.
ECE DIGITAL LOGIC LECTURE 8: BOOLEAN FUNCTIONS Assistant Prof. Fareena Saqib Florida Institute of Technology Spring 2016, 02/11/2016.
BOOLEAN ALGEBRA LOGIC GATES. Introduction British mathematician George Boole( ) was successful in finding the link between logic and mathematics.
ECE 301 – Digital Electronics Minimizing Boolean Expressions using K-maps, The Minimal Cover, and Incompletely Specified Boolean Functions (Lecture #6)
Chapter 3 Simplification of Switching Functions. Simplification Goals Goal -- minimize the cost of realizing a switching function Cost measures and other.
Mu.com.lec 9. Overview Gates, latches, memories and other logic components are used to design computer systems and their subsystems Good understanding.
Digital Systems Design 1 Signal Expressions Multiply out: F = ((X + Y)  Z) + (X  Y  Z) = (X  Z) + (Y  Z) + (X  Y  Z)
Homework Reading Machine Projects Labs
Lecture 4 Nand, Nor Gates, CS147 Circuit Minimization and
Overview Part 2 – Circuit Optimization
Presentation transcript:

9/15/09 - L7 Two Level Circuit Optimization Copyright Joanne DeGroat, ECE, OSU1 Two Level Circuit Optimiztion An easier way to generate a minimal sum of products expression.

9/15/09 - L7 Two Level Circuit Optimization Copyright Joanne DeGroat, ECE, OSU2 Class 7 outline  Cost Functions  Map Structures  Maps Two Variable Three Variable Four Variable  Material from section 2-4 of text

Intro and Cost Function  The complexity of the gates to physically implement a Boolean function is typically a 1-to-1 relationship with the Boolean expression of the function. If the expression has 3 terms ANDed together, the implementation has a 3-input AND gate. If the expression has 4 AND terms Ored together for the final output the implementation has a 4-input OR gate 9/15/09 - L7 Two Level Circuit Optimization Copyright Joanne DeGroat, ECE, OSU3

Function representations  Truth Tables Any Boolean function can be represented by a Truth Table  Truth Tables have 1 line for each of the 2 n possible input combinations  Are a full specification of the function  Sum-of-Products There is just one maximal sum-of-products representation This is a representation where each term contain each literal of the function, i.e., specifies each line of the Truth Table where the value of the function is 1. 9/15/09 - L7 Two Level Circuit Optimization Copyright Joanne DeGroat, ECE, OSU4

Illustration of this  Consider two function 9/15/09 - L7 Two Level Circuit Optimization Copyright Joanne DeGroat, ECE, OSU5

Cost Functions  A cost function is a metric to place a value on the ‘cost’ to implement a logic function.  The lowest cost will be the minimal sum-of-products or minimal product-of-sums representation.  These representation of the function with have the fewest number of terms with the fewest number of literals in each term. 9/15/09 - L7 Two Level Circuit Optimization Copyright Joanne DeGroat, ECE, OSU6

Different cost factors  Literal cost – the sum of the number of literals required for expression of the function.  Gate inputs – the number of inputs to gates in the implementation This is a cost function that is sometimes used today. CAD tools that automatically generate the implementation have proprietary cost functions 9/15/09 - L7 Two Level Circuit Optimization Copyright Joanne DeGroat, ECE, OSU7

Manual minimization  Usually done with Karnaugh maps  K-maps are an extension of Venn Diagrams  Consider a function of 2 inputs F(A, B)  Have 4 regions  A B AB and A’B’  Note adjacencies A adjacent to AB and A’B’ AB adjacent to A and B 9/15/09 - L7 Two Level Circuit Optimization Copyright Joanne DeGroat, ECE, OSU8

K-map for 2 variables  Karnaugh map for two variables Note adjacencies 9/15/09 - L7 Two Level Circuit Optimization Copyright Joanne DeGroat, ECE, OSU9

For three variables  3 variables – 8 Truth Table entries – 8 variable K-map 9/15/09 - L7 Two Level Circuit Optimization Copyright Joanne DeGroat, ECE, OSU10

4 variable K-map  The 4 variable Karnaugh map 9/15/09 - L7 Two Level Circuit Optimization Copyright Joanne DeGroat, ECE, OSU11

9/15/09 - L7 Two Level Circuit Optimization Copyright Joanne DeGroat, ECE, OSU12

Minimizing functions using maps  Form the largest power of 2 group of adjacent 1 that you can. 1s on K-maps can be used multiple times.  Example: 3 variable map Simplify F(A,B,C)=∑m(0,1,2,3,4,5) Note minterm positions Step 1 – enter 1s onto map 9/15/09 - L7 Two Level Circuit Optimization Copyright Joanne DeGroat, ECE, OSU13

Minimizing  Step 2 find larges power of 2 groupings  Make sure all 1s are included (covered)  F(X,Y,Z)=X’ + Y’ 9/15/09 - L7 Two Level Circuit Optimization Copyright Joanne DeGroat, ECE, OSU14

2 variable map examples  Easy to simplify if you can. 9/15/09 - L7 Two Level Circuit Optimization Copyright Joanne DeGroat, ECE, OSU15

4 variable examples  Consider the map  What power  of 2 groups  exist? 9/15/09 - L7 Two Level Circuit Optimization Copyright Joanne DeGroat, ECE, OSU16

First two  Is there a third?  Wraparound 9/15/09 - L7 Two Level Circuit Optimization Copyright Joanne DeGroat, ECE, OSU17

Adjaceny  What cells are adjacent? 9/15/09 - L7 Two Level Circuit Optimization Copyright Joanne DeGroat, ECE, OSU18

Another  Adjacency and wraparound  Top 00 cells are  adjacent to  bottom 10 cells minimal is F=A’C + B’C’ 9/15/09 - L7 Two Level Circuit Optimization Copyright Joanne DeGroat, ECE, OSU19

In general  Map all 1s of the function to the K-map  Choose the largest power of 2 groups until all the 1 of the function are covered For a 4 variable function Group 8 1s – will have 1 literal Group 4 1s – will have 2 literals Group 2 1s – will have 3 literals No group – a lone 1 – term will have all 4 literals  Sometimes will have a choice on how to cover that last 1. Make the choice that results in a term with the fewest literals. Sometimes either of 2 answers are equal. 9/15/09 - L7 Two Level Circuit Optimization Copyright Joanne DeGroat, ECE, OSU20

Simplifying functions  Simplify XY+X’Z+YZ  Expand to generate minterms = XY(Z+Z’) + X’Z(Y+Y’) + (X+X’)YZ = XYZ+XYZ’ + X’YZ + X’Y’Z + XYZ+X’YZ = m 7 + m 6 + m 3 + m 1 + repeat + repeat. 9/15/09 - L7 Two Level Circuit Optimization Copyright Joanne DeGroat, ECE, OSU21

Class 7 summary assignment  Covered section 2-4  Problems for hand in  Problems for practice 2-15  Reading for next class: section 2-5 9/15/09 - L7 Two Level Circuit Optimization Copyright Joanne DeGroat, ECE, OSU22