Particle Physics & Astrophysics Representing: Mark Freytag Gunther Haller Ryan Herbst Michael Huffer Chris O’Grady Amedeo Perazzo Leonid Sapozhnikov Eric.

Slides:



Advertisements
Similar presentations
26-Sep-11 1 New xTCA Developments at SLAC CERN xTCA for Physics Interest Group Sept 26, 2011 Ray Larsen SLAC National Accelerator Laboratory New xTCA Developments.
Advertisements

Ultrafast 16-channel ADC for NICA-MPD Forward Detectors A.V. Shchipunov Join Institute for Nuclear Research Dubna, Russia
CMS Week Sept 2002 HCAL Data Concentrator Status Report for RUWG and Calibration WG Eric Hazen, Jim Rohlf, Shouxiang Wu Boston University.
An ATCA and FPGA-Based Data Processing Unit for PANDA Experiment H.XU, Z.-A. LIU,Q.WANG, D.JIN, Inst. High Energy Physics, Beijing, W. Kühn, J. Lang, S.
Robert C. Sass Facility Advisory Committee April XES Controls/DAQ 1 AMOS/LUSI Controls and Data Acquisition LCLS eXperimental End Stations (XES)
IO Controller Module Arbitrates IO from the CCP Physically separable from CCP –Can be used as independent data logger or used in future projects. Implemented.
University College Cork IRELAND Hardware Concepts An understanding of computer hardware is a vital prerequisite for the study of operating systems.
Development of an ATCA IPMI Controller Mezzanine Board to be used in the ATCA developments for the ATLAS Liquid Argon upgrade Nicolas Dumont Dayot, LAPP.
Fermilab Scientific Computing Division Fermi National Accelerator Laboratory, Batavia, Illinois, USA. The Power of Data Driven Triggering DAQ Topology.
The Train Builder Data Acquisition System for the European-XFEL John Coughlan, Chris Day, Senerath Galagedera and Rob Halsall STFC Rutherford Appleton.
© Copyright Xilinx 2004 All Rights Reserved 9 November, 2004 XUP Virtex-II Pro Development System.
K. Honscheid RT-2003 The BTeV Data Acquisition System RT-2003 May 22, 2002 Klaus Honscheid, OSU  The BTeV Challenge  The Project  Readout and Controls.
Prototype of the Global Trigger Processor GlueX Collaboration 22 May 2012 Scott Kaneta Fast Electronics Group.
DLS Digital Controller Tony Dobbing Head of Power Supplies Group.
Gunther Haller SiD LOI Meeting March 2, LOI Content: Electronics and DAQ Gunther Haller Research Engineering Group.
TRIGGER-LESS AND RECONFIGURABLE DATA ACQUISITION SYSTEM FOR POSITRON EMISSION TOMOGRAPHY Grzegorz Korcyl 2013.
Update of IBL ROD proposal based on RCE/CIM concept and ATCA platform Rainer Bartoldus, Andy Haas, Mike Huffer, Martin Kocian, Su Dong, Emanuel Strauss,
Update on DAQ Upgrade R&D with RCE/CIM and ATCA platform Rainer Bartoldus, Martin Kocian, Andy Haas, Mike Huffer, Su Dong, Emanuel Strauss, Matthias Wittgen.
GBT Interface Card for a Linux Computer Carson Teale 1.
Department of Particle Physics & Astrophysics Representing: Rainer Bartoldus Ric Claus Gunther Haller Ryan Herbst Martin Kocian Chris O’Grady Jim Panetta.
SLAC Particle Physics & Astrophysics The Cluster Interconnect Module (CIM) – Networking RCEs RCE Training Workshop Matt Weaver,
Understanding Data Acquisition System for N- XYTER.
Department of Particle Physics & Astrophysics Representing: Mark Freytag Gunther Haller Ryan Herbst Chris O’Grady Amedeo Perazzo Leonid Sapozhnikov Eric.
Design and Performance of a PCI Interface with four 2 Gbit/s Serial Optical Links Stefan Haas, Markus Joos CERN Wieslaw Iwanski Henryk Niewodnicznski Institute.
SLAC Particle Physics & Astrophysics Future Development and Direction RCE Training Workshop Michael Huffer, 15 June, 2009.
F. Gharsalli, S. Meftali, F. Rousseau, A.A. Jerraya TIMA laboratory 46 avenue Felix Viallet Grenoble Cedex - France Embedded Memory Wrapper Generation.
Agata Week – LNL 14 November 2007 Global Readout System for the AGATA experiment M. Bellato a a INFN Sez. di Padova, Padova, Italy.
Presentation for the Exception PCB February 25th 2009 John Coughlan Ready in 2013 European X-Ray Free Electron Laser XFEL DESY Laboratory, Hamburg Next.
Gueorgui ANTCHEVPrague 3-7 September The TOTEM Front End Driver, its Components and Applications in the TOTEM Experiment G. Antchev a, b, P. Aspell.
Frank Lemke DPG Frühjahrstagung 2010 Time synchronization and measurements of a hierarchical DAQ network DPG Conference Bonn 2010 Session: HK 70.3 University.
Department of Particle Physics & Astrophysics ATLAS TDAQ upgrade proposal TDAQ week at CERN Michael Huffer, November 19, 2008.
Management of the LHCb DAQ Network Guoming Liu * †, Niko Neufeld * * CERN, Switzerland † University of Ferrara, Italy.
Data Acquisition Backbone Core J. Adamczewski-Musch, N. Kurz, S. Linev GSI, Experiment Electronics, Data processing group.
Features of the new Alibava firmware: 1. Universal for laboratory use (readout of stand-alone detector via USB interface) and for the telescope readout.
XTCA projects (HW and SW) related to ATLAS LAr xTCA interest group - CERN 07/03/2011 Nicolas Letendre – Laurent Fournier - LAPP.
Serial Data Link on Advanced TCA Back Plane M. Nomachi and S. Ajimura Osaka University, Japan CAMAC – FASTBUS – VME / Compact PCI What ’ s next?
NUMI Off Axis NUMI Off Axis Workshop Workshop Argonne Meeting Electronics for RPCs Gary Drake, Charlie Nelson Apr. 25, 2003 p. 1.
Latest ideas in DAQ development for LHC B. Gorini - CERN 1.
VLVnT09A. Belias1 The on-shore DAQ system for a deep-sea neutrino telescope A.Belias NOA-NESTOR.
12GeV Trigger Workshop Christopher Newport University 8 July 2009 R. Chris Cuevas Welcome! Workshop goals: 1.Review  Trigger requirements  Present hardware.
Gunther Haller SiD Meeting 26 October Electronics Systems Issues for SiD Dataflow & Power Gunther Haller Research Engineering.
June 17th, 2002Gustaaf Brooijmans - All Experimenter's Meeting 1 DØ DAQ Status June 17th, 2002 S. Snyder (BNL), D. Chapin, M. Clements, D. Cutts, S. Mattingly.
Modeling PANDA TDAQ system Jacek Otwinowski Krzysztof Korcyl Radoslaw Trebacz Jagiellonian University - Krakow.
Gunther Haller SiD Meeting January 30, 08 1 Electronics Systems Discussion presented by Gunther Haller Research Engineering.
Connector Differential Receiver 8 Channels 65 MHz 12 bits ADC FPGA Receive/buffer ADC data Format triggered Events Generate L1 Primitives Receive timing.
XLV INTERNATIONAL WINTER MEETING ON NUCLEAR PHYSICS Tiago Pérez II Physikalisches Institut For the PANDA collaboration FPGA Compute node for the PANDA.
DAQ interface + implications for the electronics Niko Neufeld LHCb Electronics Upgrade June 10 th, 2010.
Management of the LHCb DAQ Network Guoming Liu *†, Niko Neufeld * * CERN, Switzerland † University of Ferrara, Italy.
CODA Graham Heyes Computer Center Director Data Acquisition Support group leader.
Univ. of TehranIntroduction to Computer Network1 An Introduction to Computer Networks University of Tehran Dept. of EE and Computer Engineering By: Dr.
S.Anvar, V.Gautard, H.Le Provost, F.Louis, K.Menager, Y.Moudden, B.Vallage, E.Zonca, on behalf of the KM3NeT consortium 1 IRFU/SEDI-CEA Saclay F
Department of Particle & Particle Astrophysics Modular Data Acquisition Introduction and applicability to LCLS DAQ Michael Huffer,
ROM. ROM functionalities. ROM boards has to provide data format conversion. – Event fragments, from the FE electronics, enter the ROM as serial data stream;
Consideration of the LAr LDPS for the MM Trigger Processor Kenneth Johns University of Arizona Block diagrams and some slides are edited from those of.
KM3NeT Offshore Readout System On Chip A highly integrated system using FPGA COTS S. Anvar, H. Le Provost, F. Louis, B.Vallage – CEA Saclay IRFU – Amsterdam/NIKHEF,
High Bandwidth DAQ Systems for the Intensity Frontier Mark Convery January 10, 2013.
Online Software November 10, 2009 Infrastructure Overview Luciano Orsini, Roland Moser Invited Talk at SuperB ETD-Online Status Review.
Vladimir Zhulanov for BelleII ECL group Budker INP, Novosibirsk INSTR2014, Novosibirsk 2014/02/28 1.
ROD Activities at Dresden Andreas Glatte, Andreas Meyer, Andy Kielburg-Jeka, Arno Straessner LAr Electronics Upgrade Meeting – LAr Week September 2009.
The ALICE Data-Acquisition Read-out Receiver Card C. Soós et al. (for the ALICE collaboration) LECC September 2004, Boston.
Eric Hazen1 Ethernet Readout With: E. Kearns, J. Raaf, S.X. Wu, others... Eric Hazen Boston University.
Topics SRAM-based FPGA fabrics: Xilinx. Altera..
The Train Builder Data Acquisition System for the European-XFEL
Trigger, DAQ, & Online: Perspectives on Electronics
New Crate Controller Development
CSCI1600: Embedded and Real Time Software
Reconfigurable FPGAs (The Xilinx Virtex II Pro / ProX FPGA family)
CSCI1600: Embedded and Real Time Software
NetFPGA - an open network development platform
TELL1 A common data acquisition board for LHCb
Presentation transcript:

Particle Physics & Astrophysics Representing: Mark Freytag Gunther Haller Ryan Herbst Michael Huffer Chris O’Grady Amedeo Perazzo Leonid Sapozhnikov Eric Siskind LCWS 2008 Data Acquisition and Global Detector Network SiD ATCA DAQ System Matt Weaver, SLAC National Accelerator Laboratory November 18, 2008 IEEE 2008 Nuclear Science Symposium. Talk based largely on Huffer, et al., “ A new proposal for the construction of high speed, massively parallel, ATCA based Data Acquisition Systems,” IEEE 2008 Nuclear Science Symposium. Represents development work done at SLAC for the following projects: PetaCache, LCLS, LSST

Particle Physics & Astrophysics 2 Outline Modular DAQ design to address new projects ATCA demonstration boards – Reconfigurable Cluster Element – Cluster Interconnect Module Example application to SiD

Particle Physics & Astrophysics 3 Abstract HEP Data Acquisition System – Analog shaping – Digitization – Transmission – Trigger pipeline buffering – Charge injection Front-End Electronics Dataflow Detector Back-End Systems – High-Level Triggering – Event-Building – Archival – Data Quality Assurance – Feature Extraction – Compression – Re-formatting – Event buffering – Aggregation – Reception & Transmission – Protocol conversion emphasis is on this component

Particle Physics & Astrophysics 4 A cluster of 12 elements To back-end systems Cluster Interconnect Elements From Front-End systems switching fabric

Particle Physics & Astrophysics 5 Typical (5 slot) ATCA crate fans “back-end” I/O “front-end” I/O “interconnect” board Power supplies “element” board Shelf manager Front Rear

Particle Physics & Astrophysics 6 (Reconfigurable) Cluster Element (RCE) Bundled software: – bootstrap loader – Open Source kernel (RTEMS) POSIX compliant interfaces standard I/P network stack – exception handling support MGTs Core DSP tiles Combinatoric logic Resources Processor 450 MHZ PPC MByte RLD-II Boot Options Memory Subsystem Configuration data 128 MByte Flash Data Exchange Interface (DEI) instruction reset & bootstrap options Class libraries ( C++) provide: – DEI support – configuration interface Bundled software: – GNU cross-development environment ( C & C++) – remote (network) GDB debugger – network console

Particle Physics & Astrophysics 7 Resources Multi-Gigabit Transceivers (MGTs) – up to 24 channels of: SER/DES input/output buffering clock recovery 8b/10b encoder/decoder 64b/66b encoder/decoder – each channel can operate up to 6.5 gb/s – channels may be bound together for greater aggregate speed Combinatoric logic gates flip-flops (block RAM) I/O pins DSP support – contains up 192 Multiple-Accumulate-Add (MAC) units

Particle Physics & Astrophysics 8 RCE board + RTM (Block diagram) MFD RCE flash memory RCE slice 0 slice 1 slice 2 slice 3 slice 7 slice 6 slice 5 slice 4 MFD Fiber-optic transceivers Zone2 PayloadRTM Zone3 E0 E1 E0 E1 Base network Fabric network

Particle Physics & Astrophysics 9 RCE board + RTM Media Carrier with flash Media Slice controller RCE Zone 1 (power) Zone 2 Zone 3 transceiver s RTM

Particle Physics & Astrophysics 10 Front-end Interface Example Transceiver Register Interface Clock/Reset generator Transmit Interface GT11CLK MGT Reference clock PGP protocol core MGT GT11CLK Trigger Interface reset request input[31:0] address[23:0] request R/W ACK status output[31:0] context opcode trigger enable SOF EOF error byte/word data[15:0] clock reset FEE logicFront-End Board FPGA POR

Particle Physics & Astrophysics 11 Cluster Interconnect board + RTM (Block diagram) MFD CI Q2 P2 1-GE 10-GE XFP Q0 Q1Q3 XFP PayloadRTM P3 10-GE 1-GE 10-GE XFP 10-GE (fabric) (base) base fabric (fabric) (base)

Particle Physics & Astrophysics 12 Cluster Interconnect board + RTM Zone 3 Zone 1 10 GE switch XFP 1G Ethernet Mgmt Processor XFP RTM

Particle Physics & Astrophysics 13 SiD Data Acquisition EMCal example – ~100M channels – 4bytes/hit x 4hits/train (KPiX) – readout in 100ms (1/2 of inter-train spacing) – EMCal total readout data rate ~ 128Gbps

Particle Physics & Astrophysics 14 SiD DAQ continued… to Cluster Element FPGA Protocol interface One ATCA crate EMCal (super ? -) concentrators FPGA 8 Gbytes/sec 500 Mbytes/sec 16 elements 8 RCE boards 2 CI boards 1.6 Gbytes/train Cluster Element Cluster Interconnect

Particle Physics & Astrophysics 15 Status SLAC is positioning itself for the production of a new generation of DAQ systems – strategy is based on the idea of modular building blocks inexpensive computational elements (the RCE) interconnect mechanism (the CI) industry standard packaging (ATCA) Architecture is now relatively mature – both demonstration boards (& their corresponding RTMs) are functional RTEMS ported & operating network stack fully tested and functional – performance and scaling have been demonstrated to meet expectations Current focus is on applications using these concepts… – LSST DAQ – LCLS DAQ – PetaCache project Application of same boards to SiD DAQ could yield a compact yet scalable system.

Particle Physics & Astrophysics 16