Support for Specialized Hardware Devices within the SCA CoreFramework SBC Workshop 15 September 2004.

Slides:



Advertisements
Similar presentations
Ethernet Switch Features Important to EtherNet/IP
Advertisements

MicroKernel Pattern Presented by Sahibzada Sami ud din Kashif Khurshid.
Standard Interfaces for FPGA Components Joshua Noseworthy Mercury Computer Systems Inc.
© 2003 Xilinx, Inc. All Rights Reserved Course Wrap Up DSP Design Flow.
Virtualisation From the Bottom Up From storage to application.
Implementation Approaches with FPGAs Compile-time reconfiguration (CTR) CTR is a static implementation strategy where each application consists of one.
Software Architectural Design Software Components Instructor Dr. Lawrence Chung.
CSCI 465 D ata Communications and Networks Lecture 20 Martin van Bommel CSCI 465 Data Communications & Networks 1.
Chapter 13 Embedded Systems
Understanding Metamodels. Outline Understanding metamodels Applying reference models Fundamental metamodel for describing software components Content.
Chapter 13 Embedded Systems
Figure 1.1 Interaction between applications and the operating system.
Software Engineering Module 1 -Components Teaching unit 3 – Advanced development Ernesto Damiani Free University of Bozen - Bolzano Lesson 2 – Components.
Operating Systems Concepts 1. A Computer Model An operating system has to deal with the fact that a computer is made up of a CPU, random access memory.
1 Summary of SDR Analog radio systems are being replaced by digital radio systems for various radio applications. SDR technology aims to take advantage.
1 A survey on Reconfigurable Computing for Signal Processing Applications Anne Pratoomtong Spring2002.
Data Communications and Networks Chapter 2 - Network Technologies - Circuit and Packet Switching Data Communications and Network.
- 1 - A Powerful Dual-mode IP core for a/b Wireless LANs.
- 1 - EE898-HW/SW co-design Hardware/Software Codesign “Finding right combination of HW/SW resulting in the most efficient product meeting the specification”
Computer Organization
Bilal Saqib. Courtesy: Northrop Grumman Corporation.
Chapter 6 Operating System Support. This chapter describes how middleware is supported by the operating system facilities at the nodes of a distributed.
An Introduction to Software Architecture
1 3-General Purpose Processors: Altera Nios II 2 Altera Nios II processor A 32-bit soft core processor from Altera Comes in three cores: Fast, Standard,
Copyright © 2011 EMC Corporation. All Rights Reserved. MODULE – 6 VIRTUALIZED DATA CENTER – DESKTOP AND APPLICATION 1.
Chapter 5 Section 2 : Storage Networking Technologies and Virtualization.
Intro to Architecture – Page 1 of 22CSCI 4717 – Computer Architecture CSCI 4717/5717 Computer Architecture Topic: Introduction Reading: Chapter 1.
Paper Review: XiSystem - A Reconfigurable Processor and System
SAMANVITHA RAMAYANAM 18 TH FEBRUARY 2010 CPE 691 LAYERED APPLICATION.
Automated Design of Custom Architecture Tulika Mitra
Sogang University Advanced Computing System Chap 1. Computer Architecture Hyuk-Jun Lee, PhD Dept. of Computer Science and Engineering Sogang University.
A New Method For Developing IBIS-AMI Models
© 1999, Cisco Systems, Inc. Module 9: Understanding Virtual LANs.
CCNA 2 Week 1 Routers and WANs. Copyright © 2005 University of Bolton Welcome Back! CCNA 2 deals with routed networks You will learn how to configure.
© 2004 Mercury Computer Systems, Inc. FPGAs & Software Components Graham Bardouleau & Jim Kulp Mercury Computer Systems, Inc. High Performance Embedded.
Advanced Design and System Patterns The Microkernel Pattern.
Refining middleware functions for verification purpose Jérôme Hugues Laurent Pautet Fabrice Kordon
Modeling Component-based Software Systems with UML 2.0 George T. Edwards Jaiganesh Balasubramanian Arvind S. Krishna Vanderbilt University Nashville, TN.
Clustering In A SAN For High Availability Steve Dalton, President and CEO Gadzoox Networks September 2002.
07/09/04 Johan Muskens ( TU/e Computer Science, System Architecture and Networking.
© 2004 Mercury Computer Systems, Inc. Implementation Design Choices for the SWRadio Specification A. Tansu Demirbilek ademirbi(at)mc(dot)com.
First, by sending smaller individual pieces from source to destination, many different conversations can be interleaved on the network. The process.
Distribution and components. 2 What is the problem? Enterprise computing is Large scale & complex: It supports large scale and complex organisations Spanning.
March 2004 At A Glance NASA’s GSFC GMSEC architecture provides a scalable, extensible ground and flight system approach for future missions. Benefits Simplifies.
University of Toronto at Scarborough © Kersti Wain-Bantin CSCC40 system architecture 1 after designing to meet functional requirements, design the system.
DSP/BIOS™ LINK The foundation for GPP-DSP solutions.
Development of Programmable Architecture for Base-Band Processing S. Leung, A. Postula, Univ. of Queensland, Australia A. Hemani, Royal Institute of Tech.,
Introduction to Grids By: Fetahi Z. Wuhib [CSD2004-Team19]
Architecture View Models A model is a complete, simplified description of a system from a particular perspective or viewpoint. There is no single view.
Challenges in Porting & Abstraction. Getting Locked-In Applications are developed with a particular platform in mind The software is locked to the current.
IT3002 Computer Architecture
© imec 2003 Designing an Operating System for a Heterogeneous Reconfigurable SoC Vincent Nollet, P. Coene, D. Verkest, S. Vernalde, R. Lauwereins IMEC,
SOFTWARE DESIGN AND ARCHITECTURE LECTURE 15. Review Interaction-Oriented Software Architectures – MVC.
Motivation FACE architecture encourages modularity of components on data boundaries Transport Services Segment interface is centered on sending and receiving.
1 Device Controller I/O units typically consist of A mechanical component: the device itself An electronic component: the device controller or adapter.
The Concept of Universal Service
Current Generation Hypervisor Type 1 Type 2.
Direct Attached Storage and Introduction to SCSI
Supporting SCA Applications in a Lightweight CCM Environment
Chapter 18 MobileApp Design
Storage Virtualization
Direct Attached Storage and Introduction to SCSI
Software Defined Networking (SDN)
An Introduction to Software Architecture
SAMANVITHA RAMAYANAM 18TH FEBRUARY 2010 CPE 691
Network-on-Chip Programmable Platform in Versal™ ACAP Architecture
® IRL Solutions File Number Here.
Presentation transcript:

Support for Specialized Hardware Devices within the SCA CoreFramework SBC Workshop 15 September 2004

Agenda Context. Modem architecture models. Waveform – modem portability. Dedicated modem resource model. Extending the CoreFramework into the modem. Dealing with non-CORBA enabled devices. Need for a hardware abstraction layer. Pooled modem resource model. Shared modem resource model. Supporting advanced waveforms. Summary. Context. Modem architecture models. Waveform – modem portability. Dedicated modem resource model. Extending the CoreFramework into the modem. Dealing with non-CORBA enabled devices. Need for a hardware abstraction layer. Pooled modem resource model. Shared modem resource model. Supporting advanced waveforms. Summary.

Agenda Context. Modem architecture models. Waveform – modem portability. Dedicated modem resource model. Extending the CoreFramework into the modem. Dealing with non-CORBA enabled devices. Need for a hardware abstraction layer. Pooled modem resource model. Shared modem resource model. Supporting advanced waveforms. Summary. Context. Modem architecture models. Waveform – modem portability. Dedicated modem resource model. Extending the CoreFramework into the modem. Dealing with non-CORBA enabled devices. Need for a hardware abstraction layer. Pooled modem resource model. Shared modem resource model. Supporting advanced waveforms. Summary.

Context Techniques developed during the building of an SCA2.2 platform on top of a high-performance SDR modem engine. Goals of this activity: Build an SDR platform that encourages and supports the design of portable waveforms. Minimize effort of porting existing waveforms to the platform. Produce re-usable modem platform components (by designing for a wide range of modem architectures). Lessons learned – limitations of SCA2.2 leading to change proposals for future specifications. Techniques developed during the building of an SCA2.2 platform on top of a high-performance SDR modem engine. Goals of this activity: Build an SDR platform that encourages and supports the design of portable waveforms. Minimize effort of porting existing waveforms to the platform. Produce re-usable modem platform components (by designing for a wide range of modem architectures). Lessons learned – limitations of SCA2.2 leading to change proposals for future specifications.

Agenda Context. Modem architecture models. Waveform – modem portability. Dedicated modem resource model. Extending the CoreFramework into the modem. Dealing with non-CORBA enabled devices. Need for a hardware abstraction layer. Pooled modem resource model. Shared modem resource model. Supporting advanced waveforms. Summary. Context. Modem architecture models. Waveform – modem portability. Dedicated modem resource model. Extending the CoreFramework into the modem. Dealing with non-CORBA enabled devices. Need for a hardware abstraction layer. Pooled modem resource model. Shared modem resource model. Supporting advanced waveforms. Summary.

Modem Architectures: Device Selection Goal: Maximize Waveform Portability. General Purpose Processors (GPPs) are used wherever possible. Maximize reconfigureability of application. Maximize portability of software components. Digital Signal Processors (DSPs) are used where size and power constraints limit the use of GPPs. Floating-point preferred to fixed. FPGAs are used wherever DSPs do not meet performance requirements. ASICs are used as little as possible. i.e. Never Goal: Maximize Waveform Portability. General Purpose Processors (GPPs) are used wherever possible. Maximize reconfigureability of application. Maximize portability of software components. Digital Signal Processors (DSPs) are used where size and power constraints limit the use of GPPs. Floating-point preferred to fixed. FPGAs are used wherever DSPs do not meet performance requirements. ASICs are used as little as possible. i.e. Never

Modem Architectures: Interconnection The topology in which the selected processing devices are interconnected determines redundancy and reconfigurability properties of the modem platform. SCA makes possible several different architectures, but they generally break into 3 models: Dedicated Modem Resources. Pooled Modem Resources. Shared Modem Resources. In addition, a number of advanced waveform applications (i.e. beyond 2 GHz) require non-traditional architectures for waveform support. Array Processing. Shared Resource Applications. We will consider each of these in detail as we proceed. The topology in which the selected processing devices are interconnected determines redundancy and reconfigurability properties of the modem platform. SCA makes possible several different architectures, but they generally break into 3 models: Dedicated Modem Resources. Pooled Modem Resources. Shared Modem Resources. In addition, a number of advanced waveform applications (i.e. beyond 2 GHz) require non-traditional architectures for waveform support. Array Processing. Shared Resource Applications. We will consider each of these in detail as we proceed.

Agenda Context. Modem architecture models. Waveform – modem portability. Dedicated modem resource model. Extending the CoreFramework into the modem. Dealing with non-CORBA enabled devices. Need for a hardware abstraction layer. Pooled modem resource model. Shared modem resource model. Supporting advanced waveforms. Summary. Context. Modem architecture models. Waveform – modem portability. Dedicated modem resource model. Extending the CoreFramework into the modem. Dealing with non-CORBA enabled devices. Need for a hardware abstraction layer. Pooled modem resource model. Shared modem resource model. Supporting advanced waveforms. Summary.

Waveform – Modem Portability: SCA view of the Modem SCA treats the modem as just one of many entities within a waveform. Much of the literature tends to regard the modem as a single component within a radio.

Waveform – Modem Portability But, SCA does not constrain modem architecture: Designers are free to use any combination of GPPs, DSPs, FPGAs and interconnects that meets system requirements and constraints. Different architectures are likely to be fundamentally incompatible. One way of dealing with this is to abstract away the architecture of the modem (i.e. define a ModemDevice). But with this approach, waveform portability is limited to the modem boundary. The waveform ModemDevice that must run on the ModemDevice will have to be re-written for each modem architecture. Yes, the rest of the waveform will be portable but only to whatever interface ModemDevice exports. But, SCA does not constrain modem architecture: Designers are free to use any combination of GPPs, DSPs, FPGAs and interconnects that meets system requirements and constraints. Different architectures are likely to be fundamentally incompatible. One way of dealing with this is to abstract away the architecture of the modem (i.e. define a ModemDevice). But with this approach, waveform portability is limited to the modem boundary. The waveform ModemDevice that must run on the ModemDevice will have to be re-written for each modem architecture. Yes, the rest of the waveform will be portable but only to whatever interface ModemDevice exports.

Agenda Context. Modem architecture models. Waveform – modem portability. Dedicated modem resource model. Extending the CoreFramework into the modem. Dealing with non-CORBA enabled devices. Need for a hardware abstraction layer. Pooled modem resource model. Shared modem resource model. Array processing. Summary. Context. Modem architecture models. Waveform – modem portability. Dedicated modem resource model. Extending the CoreFramework into the modem. Dealing with non-CORBA enabled devices. Need for a hardware abstraction layer. Pooled modem resource model. Shared modem resource model. Array processing. Summary.

Dedicate Resource Model Example: A single channel modem Modem Channel GPP

Scalability Achieved in a Dedicated Resource Model by Adding Additional "Modem Channels" Modem Channel GPP

Agenda Context. Modem architecture models. Waveform – modem portability. Dedicated modem resource model. Extending the CoreFramework into the modem. Dealing with non-CORBA enabled devices. Need for a hardware abstraction layer. Pooled modem resource model. Shared modem resource model. Supporting advanced waveforms. Summary. Context. Modem architecture models. Waveform – modem portability. Dedicated modem resource model. Extending the CoreFramework into the modem. Dealing with non-CORBA enabled devices. Need for a hardware abstraction layer. Pooled modem resource model. Shared modem resource model. Supporting advanced waveforms. Summary.

Extending the CF Inside the Modem We are better off exposing all the processing elements inside the modem to the CF as Logical Devices. Allows for a common application interface for functions such as set-up, tear-down, connection and control of waveform resources inside the modem at a component level. Promotes the ability to drop standard COTS building blocks directly onto devices within the modem, which provides portability and re-use benefits. We are better off exposing all the processing elements inside the modem to the CF as Logical Devices. Allows for a common application interface for functions such as set-up, tear-down, connection and control of waveform resources inside the modem at a component level. Promotes the ability to drop standard COTS building blocks directly onto devices within the modem, which provides portability and re-use benefits.

Components Required in the Example Dedicated Resource Model GPP Logical device DSP Logical Device FPGA Logical Device Device Manager GPP Logical device DSP Logical Device FPGA Logical Device Device Manager Per Modem Channel Modem Channel GPP

Limits of Portability While the modem building blocks are in theory re- usable, they still have to be hooked together in a way which is ultimately architecture specific. Contention: There is no such thing as a completely portable (useful, real-world) SCA (2.2) Waveform Application. However porting effort can be minimized. While the modem building blocks are in theory re- usable, they still have to be hooked together in a way which is ultimately architecture specific. Contention: There is no such thing as a completely portable (useful, real-world) SCA (2.2) Waveform Application. However porting effort can be minimized.

Minimizing the Porting Effort In the best case we will avoid the need to write/modify anything that needs compilation. In order to achieve this we need to do two things: Define a standard method for interfacing CORBA waveform components to waveform components running on non-CORBA enabled devices. (Typically control flows). Define a standard way of interconnecting components running on non-CORBA enabled devices (Data flows). In the best case we will avoid the need to write/modify anything that needs compilation. In order to achieve this we need to do two things: Define a standard method for interfacing CORBA waveform components to waveform components running on non-CORBA enabled devices. (Typically control flows). Define a standard way of interconnecting components running on non-CORBA enabled devices (Data flows).

Agenda Context. Modem architecture models. Waveform – modem portability. Dedicated modem resource model. Extending the CoreFramework into the modem. Dealing with non-CORBA enabled devices. Need for a hardware abstraction layer. Pooled modem resource model. Shared modem resource model. Supporting advanced waveforms. Summary. Context. Modem architecture models. Waveform – modem portability. Dedicated modem resource model. Extending the CoreFramework into the modem. Dealing with non-CORBA enabled devices. Need for a hardware abstraction layer. Pooled modem resource model. Shared modem resource model. Supporting advanced waveforms. Summary.

Non-CORBA Enabled Devices (NCEDs) FPGAs and DSPs (for now). Need to provide a CF::LoadableDevice running on a CORBA enabled GPP which has access to the physical device. FPGAs and DSPs (for now). Need to provide a CF::LoadableDevice running on a CORBA enabled GPP which has access to the physical device. CORBA Enabled GPP Physical FPGA/DSP Loadable Device DevDrv Binary Image However, having done so, how is this Image configured and controlled by the waveform application, and how is data flow to and from it set up? This enables a waveform application to drop a Binary Image (FPGA Core or DSP Code) onto the device.

CORBA Enabled GPP Physical FPGA/DSP Binary Image Loadable Device DevDrv Binary Image Proxies But, to control the Image, the proxy needs hardware level access the FPGA. How can we ensure this? Proxy Image API Rest of waveform Executable Device DevDrv We need to provide a CORBA interface via which we can setup and control the Binary Image. Create a proxy, with a suitable (component specific) provides port interface, to manage the Binary Image. We need to provide a CORBA interface via which we can setup and control the Binary Image. Create a proxy, with a suitable (component specific) provides port interface, to manage the Binary Image. Extend the LD to be an ExecutableDevice. Specify a collocation requirement between proxy and Image. Binary loads go to the physical device. Executable loads go to the collocated GPP. Extend the LD to be an ExecutableDevice. Specify a collocation requirement between proxy and Image. Binary loads go to the physical device. Executable loads go to the collocated GPP.

ExecutableDevice Delegation We may have several such “virtual” ExecutableDevices but only one physical GPP. How do we manage its capacities? We may have several such “virtual” ExecutableDevices but only one physical GPP. How do we manage its capacities? FPGA CORBA Enabled GPP DSP FPGA Executable Device FPGA API DSP Executable Device DSP API Binary Loads GPP Executable Device Delegated Executes & Capacities We Delegate!

Sample Waveform Instantiation on the example Dedicated Resource Architecture Payload Data Out XYZ Demodulator (Demod) Assembly Controller Digital Downconverter (DDC) Control Intermediate Data (High Bandwidth requirement) Digitized RF In

Capacity Allocation and Component Deployment Question: How do you guarantee that the AppFactory selects an FPGA and DSP that have the correct type of direct connection? FPGA CORBA Enabled Processor(s) DSP FPGA Logical Device FPGA API DSP Logical Device DSP API Direct Connection Assembly Controller Payload Data Out Demodulator Proxy Demod API COTS Demod Image Intermediate Data Digitized RF In DDC Proxy DDC API COTS DDC Core

The Problem with Allocating Capacity to Support Direct Connections in a Dedicated Resource Architecture How do you guarantee that the AppFactory selects two devices with the correct type of direct connection? Force the selection of specific processing devices using deviceAssignments on ApplicationFactory::Create(). Try all valid assignments (higher level management layer required). Offline (during porting) pre-determination and testing of valid assignments. Require that both devices have the same value for a particular property. For example Slot_ID. Not supported in SCA 2.2! Provide a Logical Device that associates each of the valid FPGA and DSP pairs into a new Logical Device. How do you guarantee that the AppFactory selects two devices with the correct type of direct connection? Force the selection of specific processing devices using deviceAssignments on ApplicationFactory::Create(). Try all valid assignments (higher level management layer required). Offline (during porting) pre-determination and testing of valid assignments. Require that both devices have the same value for a particular property. For example Slot_ID. Not supported in SCA 2.2! Provide a Logical Device that associates each of the valid FPGA and DSP pairs into a new Logical Device.

“Cumulative” Logical Device

Deployed Waveform Components Using the "Cumulative" Logical Device To Assembly Controller

Agenda Context. Modem architecture models. Waveform – modem portability. Dedicated modem resource model. Extending the CoreFramework into the modem. Dealing with non-CORBA enabled devices. Need for a hardware abstraction layer. Pooled modem resource model. Shared modem resource model. Supporting advanced waveforms. Summary. Context. Modem architecture models. Waveform – modem portability. Dedicated modem resource model. Extending the CoreFramework into the modem. Dealing with non-CORBA enabled devices. Need for a hardware abstraction layer. Pooled modem resource model. Shared modem resource model. Supporting advanced waveforms. Summary.

The Need for Hardware Abstraction Have we achieved portability of the waveform components for NCEDs? No: The mechanism via which a proxy communicates with its Binary Images is platform specific. The interface between a Binary Image and a physical communication link is platform specific. No: The mechanism via which a proxy communicates with its Binary Images is platform specific. The interface between a Binary Image and a physical communication link is platform specific. We need to abstract and standardize these interactions.

Use of Hardware Abstraction Layer (HAL) in Sample Deployment FPGA CORBA Enabled Processor(s) DSP FPGA Logical Device FPGA API DSP Logical Device DSP API Payload Data Out Digitized RF In Demodulator Proxy Demod API Assembly Controller DDC Proxy DDC API Direct Connection Intermediate Data COTS DDC Core COTS Demod Image HAL HAL+

Hardware Abstraction Layer (HAL) Requirements Define a model for NCE data communications. HAL for GPPs and DSPs: Define a standard API. Abstracts hardware register/memory access. Abstracts loading and unloading of NCEDs. HAL for FPGAs: Define standard set of signals for interfacing to communication transport mediums. Define standard registers for managing FPGA Images. Define a model for NCE data communications. HAL for GPPs and DSPs: Define a standard API. Abstracts hardware register/memory access. Abstracts loading and unloading of NCEDs. HAL for FPGAs: Define standard set of signals for interfacing to communication transport mediums. Define standard registers for managing FPGA Images.

Agenda Context. Modem architecture models. Waveform – modem portability. Dedicated modem resource model. Extending the CoreFramework into the modem. Dealing with non-CORBA enabled devices. Need for a hardware abstraction layer. Pooled modem resource model. Shared modem resource model. Supporting advanced waveforms. Summary. Context. Modem architecture models. Waveform – modem portability. Dedicated modem resource model. Extending the CoreFramework into the modem. Dealing with non-CORBA enabled devices. Need for a hardware abstraction layer. Pooled modem resource model. Shared modem resource model. Supporting advanced waveforms. Summary.

Pooled Resource Modem Architecture

Sample Waveform Instantiation on a Pooled Resource Architecture Payload Data Out XYZ Demodulator (Demod) Assembly Controller Digital Downconverter (DDC) Control Digitized RF In Intermediate Data (High Bandwidth requirement)

Sample Waveform Instantiation on a Pooled Resource Architecture Payload Data Out XYZ Demodulator (Demod) Assembly Controller Digital Downconverter (DDC) Control Digitized RF In Device that loads the Demod Device that loads the DDC Intermediate Data (High Bandwidth requirement) Collocation Optimization Converter

Logical Channel Support Through Switched Fabric A logical channel is a software representation of a physical channel Multiple logical channels occupy a single physical channel. Composite data rate of the supported logical channels must be sufficient to support. The latency and determinism requirements of the application. Any overhead required for the channels. Processing Element 1 (e.g. FPGA)Processing Element 1 (e.g. GPP+) Software Component 1 Software Component 2 Software Component 3 Software Component 4 Physical Channel (e.g. Serial RapidIO) Logical Channel 1 Logical Channel 2

Device Support for Logical Channels Each Device that has access to the Switched Fabric needs to support multiple Logical Channel EndPoints or “FabricPorts”. Device delegates each Switched Fabric connection to a free FabricPort. Each Device that has access to the Switched Fabric needs to support multiple Logical Channel EndPoints or “FabricPorts”. Device delegates each Switched Fabric connection to a free FabricPort. DeviceFabricPort 1 * +Owner > PortProvider > Port > SimplePacket

Sample Waveform Deployment in Pooled Resource Model FPGA CORBA Enabled Processor(s) DSP FPGA Fabric Port DSP Fabric Port Payload Data Out Digitized RF In Demodulator Proxy Demod API Assembly Controller DDC Proxy DDC API COTS DDC Core COTS Demod Image HAL SwitchedFabric Intermediate Data HAL Address Discovery HAL+ Fabric EndPoint Setup

Other Pooled Resource Model Considerations: Redundancy Support for redundant fabric may be required to eliminate fabric as single point of failure. May require FabricPort is mirrored on both fabrics. Support for redundant fabric may be required to eliminate fabric as single point of failure. May require FabricPort is mirrored on both fabrics. Device Redundant Fabric

Agenda Context. Modem architecture models. Waveform – modem portability. Dedicated modem resource model. Extending the CoreFramework into the modem. Dealing with non-CORBA enabled devices. Need for a hardware abstraction layer. Pooled modem resource model. Shared modem resource model. Supporting advanced waveforms. Summary. Context. Modem architecture models. Waveform – modem portability. Dedicated modem resource model. Extending the CoreFramework into the modem. Dealing with non-CORBA enabled devices. Need for a hardware abstraction layer. Pooled modem resource model. Shared modem resource model. Supporting advanced waveforms. Summary.

Shared Resource Model We may wish to optimize hardware resource utilization by sharing processing devices between waveform applications. Operating Environment supporting resource partitioning: GPP: Use a secure O/S (e.g. DO-178B Certified). FPGA: Requires 3 key technologies: Partial Reconfiguration. Re-locatable bitstreams. Support for channelized I/O. These technologies are often device dependent. Tools are maturing. We may wish to optimize hardware resource utilization by sharing processing devices between waveform applications. Operating Environment supporting resource partitioning: GPP: Use a secure O/S (e.g. DO-178B Certified). FPGA: Requires 3 key technologies: Partial Reconfiguration. Re-locatable bitstreams. Support for channelized I/O. These technologies are often device dependent. Tools are maturing.

Other Considerations for the Shared Resource Model: Redundancy With application resources from multiple waveforms operating on a single processor, if that processor goes down, it takes all of the supported waveforms with it. May require a redundant copy of each waveform operating on the platform. Typical paradigm employed in commercial telco for 5 nines performance. Domain profile must be tailored to accommodate. With application resources from multiple waveforms operating on a single processor, if that processor goes down, it takes all of the supported waveforms with it. May require a redundant copy of each waveform operating on the platform. Typical paradigm employed in commercial telco for 5 nines performance. Domain profile must be tailored to accommodate.

Agenda Context. Modem architecture models. Waveform – modem portability. Dedicated modem resource model. Extending the CoreFramework into the modem. Dealing with non-CORBA enabled devices. Need for a hardware abstraction layer. Pooled modem resource model. Shared modem resource model. Supporting advanced waveforms. Summary. Context. Modem architecture models. Waveform – modem portability. Dedicated modem resource model. Extending the CoreFramework into the modem. Dealing with non-CORBA enabled devices. Need for a hardware abstraction layer. Pooled modem resource model. Shared modem resource model. Supporting advanced waveforms. Summary.

Supporting Advanced Waveforms Applications such Advanced SATCOM may require special techniques such as: Array Processing. Required when the processing requirements of an application resource exceed the capacity of a single processing device. Shared Application Resource. Required when a front end application resource is shared across multiple back end waveform applications. Especially troublesome when backend resources must be dynamically loaded. Applications such Advanced SATCOM may require special techniques such as: Array Processing. Required when the processing requirements of an application resource exceed the capacity of a single processing device. Shared Application Resource. Required when a front end application resource is shared across multiple back end waveform applications. Especially troublesome when backend resources must be dynamically loaded.

Cumulative Logical Device Supporting Array Processing

Shared Application Resource

Supporting a Shared Application Resource with the SCA A shared application resource, such as a channelizer, is instantiated as a separate application. This application encapsulates all common front end functions. This resource registers with the naming service. It provides “channels” to which external application components may attach. Each channel acts as a front end resource for a backend waveform application. Waveform channels that need this shared resource attach to it upon instantiation. The shared resource application manages channel availability. The shared application resource will only allow itself to be torn down if no waveform application is using it. Behaves a bit like a dynamically created “device”. A shared application resource, such as a channelizer, is instantiated as a separate application. This application encapsulates all common front end functions. This resource registers with the naming service. It provides “channels” to which external application components may attach. Each channel acts as a front end resource for a backend waveform application. Waveform channels that need this shared resource attach to it upon instantiation. The shared resource application manages channel availability. The shared application resource will only allow itself to be torn down if no waveform application is using it. Behaves a bit like a dynamically created “device”.

Example: 4 Port Satellite Terminal

Agenda Context. Modem architecture models. Waveform – modem portability. Dedicated modem resource model. Extending the CoreFramework into the modem. Dealing with non-CORBA enabled devices. Need for a hardware abstraction layer. Pooled modem resource model. Shared modem resource model. Supporting advanced waveforms. Summary. Context. Modem architecture models. Waveform – modem portability. Dedicated modem resource model. Extending the CoreFramework into the modem. Dealing with non-CORBA enabled devices. Need for a hardware abstraction layer. Pooled modem resource model. Shared modem resource model. Supporting advanced waveforms. Summary.

Summary With careful design, the SCA Core Framework can support a wide variety of modem platform architectures. Dedicated Resources. Pooled Resources. Shared Resources. Combinations of the above. Such support can be provided in a way that minimizes waveform porting effort while leveraging high-performance features of the platform. Support for advanced waveforms may require both array processing and shared resource processing, both of which can be accommodated by the SCA. With careful design, the SCA Core Framework can support a wide variety of modem platform architectures. Dedicated Resources. Pooled Resources. Shared Resources. Combinations of the above. Such support can be provided in a way that minimizes waveform porting effort while leveraging high-performance features of the platform. Support for advanced waveforms may require both array processing and shared resource processing, both of which can be accommodated by the SCA.